125 MHz/135 MHz/165 MHz Monolithic CMOS 256 Color Palette RAMDAC

The Bt457 and Bt458 are pin and software-compatible RAMDACs designed specifically for high-performance, high-resolution color graphics. The architecture enables the display of 1280 x 1024 bit-mapped color graphics (up to 8 bits per pixel plus up to 2 bits of overlay information), minimizing the use of costly ECL interfacing, as most of the high-speed (pixel clock) logic is contained on chip. The multiple pixel ports and internal multiplexing enable TTL-compatible interface (up to 32 MHz) to the frame buffer, while maintaining the 165 MHz video data rates required for sophisticated color graphics.

The Bt457 is a single-channel version of the Bt458 and has a 256 x 8 color lookup table with a single 8-bit video D/A converter. It includes a PLL output to enable subpixel synchronization of multiple Bt457s.

On-chip features include programmable blink rates, bit plane masking and blinking, color overlay capability, and a dual-port color palette RAM.



Functional Block Diagram

Brooktree[®]

Bt457 Bt458

Bt451

Distinguishing Features

- 165, 135, 125, 110, 80 MHz operation
- 4:1 or 5:1 input mux
- 256-word dual-port color palette
- Four dual-port overlay registers
- RS-343A-compatible outputs
- Bit plane read and blink masks
- Standard MPU interface
- 84-pin PLCC or PGA package
- +5 V CMOS monolithic construction

Applications

- High-resolution color graphics
- CAE/CAD/CAM
- Image processing
- Video reconstruction

Related Products

- Bt431
- Bt438
- Bt439
- Bt459
- Bt460Bt462
 - Bt462
 Bt468

Brooktree Corporation • 9868 Scranton Road • San Diego, CA 92121-3707 • 619-452-7580 1-800-2-BT-APPS • FAX: 619-452-1249 • Internet: apps@brooktree.com • L45801 Rev. M

Ordering Information

Model Number	RAM	DACs	Speed	Package	Ambient Temperature Range
Bt458LG165	256 x 24	Triple 8-bit	165 MHz	84-Pin Ceramic PGA	0° to + 70° C
Bt458KG135	256 x 24	Triple 8-bit	135 MHz	84-Pin Ceramic PGA	0° to + 70° C
Bt458KG125	256 x 24	Triple 8-bit	125 MHz	84-Pin Ceramic PGA	0° to + 70° C
Bt458KG110	256 x 24	Triple 8-bit	110 MHz	84-Pin Ceramic PGA	0° to + 70° C
Bt458KG80	256 x 24	Triple 8-bit	80 MHz	84-Pin Ceramic PGA	0° to + 70° C
Bt458LPJ165	256 x 24	Triple 8-bit	165 MHz	84-Pin Plastic J-Lead	0° to + 70° C
Bt458LPJ135	256 x 24	Triple 8-bit	135 MHz	84-Pin Plastic J-Lead	0° to + 70° C
Bt458LPJ125	256 x 24	Triple 8-bit	125 MHz	84-Pin Plastic J-Lead	0° to + 70° C
Bt458LPJ110	256 x 24	Triple 8-bit	110 MHz	84-Pin Plastic J-Lead	0° to + 70° C
Bt458LPJ80	256 x 24	Triple 8-bit	80 MHz	84-Pin Plastic J-Lead	0° to + 70° C

Copyright © 1995 Brooktree Corporation. All rights reserved. Print date: January, 1999

Brooktree reserves the right to make changes to its products or specifications to improve performance, reliability, or manufacturability. Information furnished by Brooktree Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Brooktree Corporation for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by its implication or otherwise under any patent or patent rights of Brooktree Corporation.

Brooktree products are not designed or intended for use in life support appliances, devices, or systems where malfunction of a Brooktree product can reasonably be expected to result in personal injury or death. Brooktree customers using or selling Brooktree products for use in such applications do so at their own risk and agree to fully indemnify Brooktree for any damages resulting from such improper use or sale.

Brooktree is a registered trademark of Brooktree Corporation. Product names or services listed in this publication are for identification purposes only, and may be trademarks or registered trademarks of their respective companies. All other marks mentioned herein are the property of their respective holders.

Specifications are subject to change without notice.

PRINTED IN THE UNITED STATES OF AMERICA



CIRCUIT DESCRIPTION

Pin Descriptions

The Bt4978 is available in both 84-pin Plastic Leaded Chip Carrier (PLCC) and Ceramic PGA packages, as illustrated in Figure 1 and 2. Pin descriptions are provided in Table 1. Pin labels for the PGA package are given in Table 2.

Figure 1. Bt457/8 84-Pin J-Lead Package





Figure 2. Bt457/8 84-Pin PGA Package

12 COMP GND VAA P7D P7D P7E P6C P6C P6B P6D P6A P4D P4A 10 IOG FS ADJ VREF - - - - P4D P4B SYNC* 9 VAA IOR - - - - - - ELK* LD* 8 C1 RW - - B1457/458 -													
11 108 GND VAA P7E P7C P7A P6D P6A P5D P5A P4C P4A 10 IOG FS ADJ VREF IOG IOG FS ADJ VREF IOG IOG BLK LD* 8 C1 R/W IOG P3E	12	COMP	GND	VAA	P7D	P7B	P6E	P6C	P6B	P5E	P5C	P5B	P4B
10 IOG FS ADJ VREF F40 P40	11	ЮВ	GND	VAA	P7E	P7C	P7A	P6D	P6A	P5D	P5A	P4C	P4A
9 VAA IOR ELK LD* 8 C1 RW CLK CLK CLK CLK 7 VAA CO B1457/458 VAA VAA 6 GND GND CTOP VIEW P3E GND 5 CE* D[7] VAA VAA P3E 4 D[6] D[5] VAA VAA P3E 3 D[4] D[2] D[0] VAA VAA P3E 4 D[6] D[5] VAA VAA P3E P3A 3 D[4] D[2] D[0] VAA P4E P3E 4 D[6] D[5 VAA VAA P3E 4 D[6] D[2] D[0] VAA P3E 1 D[4] D[2] D[0] VAA P4E P3E 4 D[4] D[2] D[0] OLV OLV OLV P4E P5E 5 P3D A C D D P4E P5E P5E <td>10</td> <td>IOG</td> <td>FS AD.</td> <td>JVREF</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P4D</td> <td>P4B</td> <td>SYNC*</td>	10	IOG	FS AD.	JVREF							P4D	P4B	SYNC*
8 C1 R.W CLK P3D GND F3D 4 D[6] D[7] CLO CLO CLD CLI CLI P0D P1A P1D P1A P2D P2D<	9	VAA	IOR									BLK*	LD*
7 VAA CO Bt457/458 VAA VAA VAA 6 GND GND CTOP VIEW) P3E GND 5 CE* D[7] VAA VAA P3E GND 4 D[6] D[5] VAA VAA P3D P3D 3 D[4] D[2] D[0] VAA P4D P1E P2A P2C P2E 1 D(A) OLO OLOB OL1A OL1C OL1D P0A P0C P0E P1B P1C P2B 1 D(A) OLOC OLOD OL1A OL1C OL1D P0A P0C P0E P1B P1C P2B A B C D E F G H J K L M A B C D2 P3E P6C P6E P7B P7D VAA GND COMP 11 P4A P4C P5A P5D P6A P6D P7A P7C VAA GNA <t< td=""><td>8</td><td>C1</td><td>R/W</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CLK*</td><td>CLK</td></t<>	8	C1	R/W									CLK*	CLK
6 GND GND GND (TOP VIEW) P3E GND 5 CE* D[7] V V P3A P3D 4 D[6] D[5] V V P3A P3B 3 D[4] D[2] D[0] V V P2A P2C P2E 2 D[3] D[1] OLOB OLOE OL1B OL1E P0B P0D P1A P1D P1E P2D 1 OLOA OLOD OL1D OL1C OL1D P0A P0C P0E P1B P1C P2B A B C D E F G H J K L M A B C D2 P3E P6C P6E P7B P7D VAA GND COMP 12 P4E P5B P5C P5E P6B P6C P6E P7B P7D VAA GND OMP 10 SYNC* P4B P4D P5A P5D P6A	7	VAA	C0				Bt457	7/458				VAA	VAA
5 CE* D[7]	6	GND	GND			(TOP	VIEW)			P3E	GND
4 D[6] D[5] F3A P3B 3 D[4] D[2] D[0] F2A P2C P2E 2 D[3] D[1] OLOB OLDB OLIB OLIB OLID P0A P1A P1D P1E P2D 1 OLOA OLOC OLOD OLIA OLIC OLID P1A P1D P1E P2D A B C D E F G H J K L M A B C D E F G H J K L M A B C D E F G H J K L M A B C D E F G H J K L M 12 P44 P4C P58 P5C P56 P66 P66 P76 P76 VA GND OD8 10 SYNC* P48 P4C P50	5	CE*	D[7]									P3C	P3D
3 D[4] D[2] D[0] P26 P26 P26 P26 2 D[3] D[1] OLOB OLOB OL1B OL1D P0A P0C P0E P1B P1C P2B 1 OLOA OLOC OLOD OL1A OL1C OL1D P0A P0C P0E P1B P1C P2B 1 OLOA OLOC OLOD OL D E F G H J K L M A B C D E F6B P6C P6E P7B P7D VAA GND COMP 12 P4E P5B P5C P5E P6B P6C P6E P7B P7D VAA GND COMP 11 P4A P4C P5A P5D P6A P6D P7A P7C VAA GND VAA 10 SYNC* P4B P4D V V VA F VA VAA GND GND P3D GND GND <td>4</td> <td>D[6]</td> <td>D[5]</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>P3A</td> <td>P3B</td>	4	D[6]	D[5]									P3A	P3B
2 D[3] D[1] OLOB OLOE OL1B OL1E POB POD P1A P1D P1E P2D 1 OLOA OLOC OLOD OL1A OL1C OLID P0A P0C P0E P1B P1C P2B A B C D E F G H J K L M A B C D E F G H J K L M A B C D E F G H J K L M A B P2C D5C P5E P5E P6B P6C P6E P7B P7D VAA GND D0B 10 SYNC* P4B P4D - F F G P7E VAA GND AA 10 SYNC* P4B P4D - F	3	D[4]	D[2]	D[0]							P2A	P2C	P2E
1 OLOA OLOC OLOD OLIA OLIC OLID POA POC POE PIB PIC P2B A B C D E F G H J K L M Alignment Marker (on top) P4E P5B P5C P5E P6B P6C P6E P7B P7D VAA GND COMP 12 P4E P5B P5C P5E P6B P6C P6E P7B P7D VAA GND COMP 11 P4E P5B P5C P5D P6B P6C P7B P7D VAA GND IOB 10 SYNC* P4B P4D - - - IOR VAA 10 SYNC* P4B P4D - - - IOR VAA 10 SLK* - - - IOR VAA GND GND PA </td <td>2</td> <td>D[3]</td> <td>D[1]</td> <td>OL0B</td> <td>OL0E</td> <td>OL1B</td> <td>OL1E</td> <td>P0B</td> <td>P0D</td> <td>P1A</td> <td>P1D</td> <td>P1E</td> <td>P2D</td>	2	D[3]	D[1]	OL0B	OL0E	OL1B	OL1E	P0B	P0D	P1A	P1D	P1E	P2D
A B C D E F G H J K L M Alignment Marker (on top) P4E P5B P5C P5E P6B P6C P6E P7B P7D VAA GND COMP 11 P4A P4C P5A P5D P6A P6D P7A P7C P7E VAA GND IOB 10 SYNC* P4B P4D - - - - - - VAA GND IOB 9 LD* BLK* -	1	OL0A	OL0C	OL0D	OL1A	OL1C	OL1D	P0A	P0C	P0E	P1B	P1C	P2B
Alignment Marker (on top) 12 P4E P5B P5C P5E P6B P6C P6E P7B P7D VAA GND COMP 11 P4A P4C P5A P5D P6A P6D P7A P7C P7E VAA GND IOB 10 SYNC* P4B P4D I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII		A	В	С	D	Е	F	G	н	J	к	L	М
12 P4E P5B P5C P5E P6B P6C P6E P7B P7D VAA GND COMP 11 P4A P4C P5A P5D P6A P6D P7A P7C P7E VAA GND IOB 10 SYNC* P4B P4D - - - - VAA GND VAA 9 LD* BLK* - <td>Alignme</td> <td>nt Marker</td> <td>(on top</td> <td>)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Alignme	nt Marker	(on top)									
11P4AP4CP5AP5DP6AP6DP7AP7CP7EVAAGNDIOB10SYNC*P4BP4DIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	12	P4E	P5B	P5C	P5E	P6B	P6C	P6E	P7B	P7D	VAA	GND	COMP
10SYNC*P4BP4DVREF FS ADJIOG9LD*BLK* <td>11</td> <td>P4A</td> <td>P4C</td> <td>P5A</td> <td>P5D</td> <td>P6A</td> <td>P6D</td> <td>P7A</td> <td>P7C</td> <td>P7E</td> <td>VAA</td> <td>GND</td> <td>IOB</td>	11	P4A	P4C	P5A	P5D	P6A	P6D	P7A	P7C	P7E	VAA	GND	IOB
9 LD* BLK* IOR VAA 8 CLK CLK* F F RW C1 7 VAA VAA VAA CO VAA 6 GND P3E F F GND GND GND 5 P3D P3C F F F D10 D10 D10 4 P3B P3C F F E D100 D10	10	SYNC*	P4B	P4D							VREF	FS AD.	I IOG
8 CLK CLK RW C1 7 VAA VAA VAA C0 VAA 6 GND P3E (BOTTOWINEW) GND GND 5 P3D P3C VIIII VIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	9	LD*	BLK*									IOR	VAA
7VAAVAACOVAA6GNDP3E(BOTTOW VIEW)GNDGND5P3DP3CVVD7CE*4P3BP3AVVVD[5]D[5]3P2EP2CP2AVVD[0]D[2]D[4]2P2DP1EP1DP1AP0DP0BOL1EOL1BOL0EOL0BD[1]D[3]1P2BP1CP1BP0EP0CP0AOL1DOL1COL1AOL0DOL0COL0AMLKJHGFEDCBA10IOIIOIIOIIOIIOIIOIIOIIOIIOIIOI10ICKJHGFEDCBA10IOIIOIIOIIOIIOIIOIIOIIOIIOIIOI10IOIIOIIOIIOIIOIIOIIOIIOIIOIIOI11IOIIOIIOIIOIIOIIOIIOIIOIIOIIOI12IOIIOIIOIIOIIOIIOIIOIIOIIOIIOI13IOIIOIIOIIOIIOIIOIIOIIOIIOIIOI14IOIIOIIOIIOIIOIIOIIOIIOIIOIIOI <t< td=""><td>8</td><td>CLK</td><td>CLK*</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>R/W</td><td>C1</td></t<>	8	CLK	CLK*									R/W	C1
6 GND P3E (BOTTOM VIEW) GND GND GND 5 P3D P3C - - D7 CE* 4 P3B P3A - - D[5] D[5] D[6] 3 P2E P2C P2A - - D[0] D[2] D[4] 2 P2D P1E P1D P1A P0D P0B OL1E OL1B OL0E OL0B D[1] D[3] 1 P2B P1C P1B P0E P0A OL1D OL1C OL1A OL0D OL0C OL0A M L K J H G F E D C B A P1B IB P0E P0C P0A OL1D OL1C OL1A OL0D OL0C OL0A M L K J H G F E D C B A P10 B14588 Bt457 A10 IOG IOUT A11 IOB <	7	VAA	VAA									C0	VAA
5P3DP3C CE^* 4P3BP3A $D[5]$ D[6]3P2EP2CP2A $D[0]$ D[2]D[4]2P2DP1EP1DP1AP0DP0BOL1EOL1BOL0EOL0BD[1]D[3]1P2BP1CP1BP0EP0CP0AOL1DOL1COL1AOL0DOL0COL0AMLKJHGFEDCBA $\overline{P10}$ $\overline{P10}$ $\overline{P1}$ $\overline{P10}$ $\overline{P1}$ $\overline{P10}$ $\overline{P1}$ $\overline{P10}$ $\overline{P1}$	6	GND	P3E			(BC	OTTO	M VIE	W)			GND	GND
4 P3B P3A D[5] D[6] 3 P2E P2C P2A D[0] D[2] D[4] 2 P2D P1E P1D P1A P0D P0B OL1E OL0E OL0B D[1] D[3] 1 P2B P1C P1B P0E P0C P0A OL1D OL1C OL1A OL0D OL0C OL0A M L K J H G F E D C B A M L K J H G F E D C B A M L K J H G F E D C B A M L K J H G F E D C B A M L K J H G F E D C B A M L K J H K K	5	P3D	P3C									D7	CE*
3 P2E P2C P2A D[0] D[2] D[4] 2 P2D P1E P1D P1A P0D P0B OL1E OL1B OL0E OL0B D[1] D[3] 1 P2B P1C P1B P0E P0C P0A OL1D OL1C OL1A OL0D OL0C OL0A M L K J H G F E D C B A Pin B1458 B1457 H G F E D C B A	4	P3B	P3A									D[5]	D[6]
2 P2D P1E P1D P1A P0D P0B OL1E OL1B OL0E OL0B D[1] D[3] 1 P2B P1C P1B P0E P0C P0A OL1D OL1C OL1A OL0D OL0C OL0A M L K J H G F E D C B A <u>Pin Bt458 Bt457</u> <u>A10 IOG IOUT</u> <u>A11 IOB PLL</u> <u>B9 IOR N/C</u>	3	P2E	P2C	P2A							D[0]	D[2]	D[4]
1 P2B P1C P1B P0E P0C P0A OL1D OL1C OL1A OL0D OL0C OL0A M L K J H G F E D C B A Pin Bt458 Bt457 A10 IOG IOUT A11 IOB PLL B9 IOR N/C	2	P2D	P1E	P1D	P1A	P0D	P0B	OL1E	OL1B	OL0E	OL0B	D[1]	D[3]
M L K J H G F E D C B A Pin Bt458 Bt457 A10 IOG IOUT A11 IOB PLL B9 IOR N/C	1	P2B	P1C	P1B	P0E	P0C	P0A	OL1D	OL1C	OL1A	OL0D	OL0C	OL0A
PinBt458Bt457A10IOGIOUTA11IOBPLLB9IORN/C		М	L	К	J	н	G	F	Е	D	С	В	А
										///////////////////////////////////////	Pin Bt4 A10 IC A11 IC B9 IC	458 Bt4 DG IO DB P DR N	457 UT LL /C



Pin Descriptions

Table 1. Pin Descriptions (1 of 3)

Pin Name	Description						
BLANK*	Composite blank control input (TTL compatible). A logical zero drives the analog outputs to the blanking level, as specified in Table 5. BLANK* is latched on the rising edge of LD*. When BLANK* is a logical zero, the pixel and overlay inputs are ignored.						
SYNC*	Composite sync control input (TTL compatible). A logical zero on this input switches off a 40 IRE current source on the IOG output (see Figure 4). SYNC* does not override any other control or data input, as shown in Table 5; therefore, it should be asserted only during the blanking interval. It is latched on the rising edge of LD*. If sync information is not to be generated on the IOG output, this pin should be connected to GND.						
LD*	Load control inp latched on the r phase independ specified in the	Load control input (TTL compatible). The P[7:0] {A–E}, OL[1,0] {A–E}, BLANK*, and SYNC* inputs are latched on the rising edge of LD*. While LD* is either one fourth or one fifth the CLOCK rate, it may be phase independent of the CLOCK and CLOCK* inputs. LD* may have any duty cycle within the limits specified in the AC Characteristics section.					
P[7:0] {A–E}	Pixel select inputs (TTL compatible). These inputs are used to specify, on a pixel basis, which of the 256 entries in the color palette RAM is to be used to provide color information. Either 4 or 5 consecutive pixels (up to 8 bits per pixel) are input through this port. They are latched on the rising edge of LD*. Unused inputs should be connected to GND. The {A} pixel is output first, followed by the {B} pixel, then the {C} pixel, etc., until all 4 or 5 pixels have been output, at which point the cycle repeats						
OL[1,0] {A–E}	Overlay select inputs (TTL compatible). These control inputs are latched on the rising edge of LD*. In conjunction with bit 6 of the command register, they specify which palette is to be used for color information, as follows:						
		OL1 OL0 CR6 = 1 CR6 = 0					
		0	0	Color Palette RAM	Overlay Color 0		
		0	1	Overlay Color 1	Overlay Color 1		
		1	0	Overlay Color 2	Overlay Color 2		
	1 1 Overlay Color 3 Overlay Color 3						
	When accessing the overlay palette, the P[7:0] {A–E} inputs are ignored. Overlay information bits (up to 2 bits per pixel) for either 4 or 5 consecutive pixels are input through this port. Unused inputs should be connected to GND.						
IOR, IOG, IOB, IOUT	Red, green, and blue video current outputs. These high-impedance current sources can directly drive a doubly terminated 75 ³ / ₄ coaxial cable (see Figure 6). The Bt457 outputs IOUT rather than IOR, IOG, and IOB.						



Table 1. Pin Descriptions (2 of 3)

Pin Name	Description
PLL	Phase lock loop current output—Bt457 only. This high-impedance current source is used to enable mul- tiple Bt457s to be synchronized with subpixel resolution when used with an external PLL. A logical one on the BLANK* input results in no current being output onto this pin, while a logical zero results in the following current being output:
	PLL (mA) = 3,227 * VREF (V) / RSET (¾)
	If subpixel synchronization of multiple devices is not required, this output should be connected to GND (either directly or through a resistor up to $150 \frac{3}{2}$).
COMP	Compensation pin. This pin provides compensation for the internal reference amplifier. A 0.1 μ F ceramic capacitor must be connected between this pin and VAA (Figure 6). Connecting the capacitor to VAA rather than to GND provides the highest possible power supply noise rejection. The COMP capacitor must be as close to the device as possible to keep lead lengths to an absolute minimum and to maximize the capacitor's self-resonant frequency to be greater than the LD* frequency. The PC Board Layout Considerations section contains critical layout criteria.
FSADJUST	Full-scale adjust control. A resistor (RSET) connected between this pin and GND controls the magni- tude of the full-scale video signal (Figure 5). The IRE relationships in Figure 4 are maintained, regard- less of the full-scale output current. The relationship between RSET and the full-scale output current on IOG (or IOUT for the Bt457) is:
	RSET (¾) = 11,294 * VREF (V) / IOG (mA)
	The full-scale output current on IOR and IOB (for the Bt451 and Bt458) for a given RSET is:
	IOR, IOB (mA) = 8,067 * VREF (V) / RSET (¾)
VREF	Voltage reference input. An external voltage reference circuit, such as that shown in Figure 6, must supply this input with a 1.235 V (typical) reference. The use of a resistor network to generate the reference is not recommended, as any low-frequency power supply noise on VREF will be directly coupled onto the analog outputs. A 0.1 μ F ceramic capacitor is used to decouple this input to VAA, as shown in Figure 6. If VAA is excessively noisy, better performance may be obtained by decoupling VREF to GND. The decoupling capacitor must be as close to the device as possible to keep lead lengths to an absolute minimum. Refer to the PC Board Layout Considerations section for critical layout criteria.
CLOCK, CLOCK*	Clock inputs. These differential clock inputs are designed to be driven by ECL logic configured for sin- gle-supply (+5 V) operation. The clock rate is typically the pixel clock rate of the system. Refer to the PC Board Layout Considerations section for critical layout criteria.
CE*	Chip enable control input (TTL compatible). This input must be a logical zero to enable data to be written to or read from the device. During write operations, data is internally latched on the rising edge of CE*. Glitches should be avoided on this edge-triggered input.
R/W	Read/write control input (TTL compatible). To write data to the device, both CE* and R/W must be a log- ical zero. To read data from the device, CE* must be a logical zero and R/W must be a logical one. R/W is latched on the falling edge of CE*.



Table 1. Pin Descriptions (3 of 3)

Pin Name	Description
C[1,0]	Command control inputs (TTL compatible). C0 and C1 specify the type of read or write operation being performed, as presented in Table 3. They are latched on the falling edge of CE*.
D[7:0]	Data bus (TTL compatible). Data is transferred into and out of the device over this 8-bit bidirectional data bus. D0 is the least significant bit.
VAA	Analog power. All VAA pins must be connected together on the same PCB plane to prevent latchup. Refer to the PC Board Layout Considerations section for critical layout criteria.
GND	Analog ground. All GND pins must be connected together on the same PCB plane to prevent latchup. Refer to the PC Board Layout Considerations section for critical layout criteria.



Table 2. Pin Labels

Pin Number	Pin Label	Pin Number	Pin Label	Pin Number	Pin Label
L9	BLANK*	K11	P5A	C12	VAA
M10	SYNC*	L12	P5B	C11	VAA
M9	LD*	K12	P5C	A9	VAA
L8	CLOCK*	J11	P5D	L7	VAA
M8	CLOCK	J12	P5E	M7	VAA
				A7	VAA
G1	P0A	H11	P6A		
G2	P0B	H12	P6B	B12	GND
H1	P0C	G12	P6C	B11	GND
H2	P0D	G11	P6D	M6	GND
J1	P0E	F12	P6E	B6	GND
				A6	GND
J2	P1A	F11	P7A		
K1	P1B	E12	P7B	A12	COMP
L1	P1C	E11	P7C	B10	FS ADJUST
K2	P1D	D12	P7D	C10	VREF
L2	P1E	D11	P7E		
				A5	CE*
K3	P2A	A1	OL0A	B8	R/W
M1	P2B	C2	OL0B	A8	C1
L3	P2C	B1	OL0C	B7	C0
M2	P2D	C1	OL0D		
M3	P2E	D2	OL0E	C3	D[0]
				B2	D[1]
L4	P3A	D1	OL1A	B3	D[2]
M4	P3B	E2	OL1B	A2	D[3]
L5	P3C	E1	OL1C	A3	D[4]
M5	P3D	F1	OL1D	B4	D[5]
L6	P3E	F2	OL1E	A4	D[6]
				B5	D[7]
M11	P4A	A10	IOG(IOUT)		
L10	P4B	A11	IOB (PLL)		
L11	P4C	B9	IOR (N/C)		
K10	P4D				
M12	P4E				
Note: Bt457 Pi	n Names are in Parent	theses.		<u> </u>	



MPU Interface

As illustrated in the functional block diagram on the cover page, the Bt457/458 supports a standard MPU bus interface, allowing the MPU direct access to the internal control registers and color/overlay palettes. The dual-port color palette RAM and dual-port overlay registers allow color updating without contention with the display refresh process.

As presented in Table 3, the C0 and C1 control inputs, in conjunction with the internal address register, specify which control register, color palette RAM entry, or overlay register will be accessed by the MPU.

The 8-bit address register (ADDR[7:0]) is used to address the internal RAM and registers, eliminating the requirement for external address multiplexers. ADDR0 corresponds to D[0] and is the least significant bit.

ADDR[7:0]	C1	C0	Addressed by MPU
\$xx	0	0	Address Register
\$00\$FF	0	1	Color Palette RAM
\$00	1	1	Overlay Color 0
\$01	1	1	Overlay Color 1
\$02	1	1	Overlay Color 2
\$03	1	1	Overlay Color 3
\$04	1	0	Read Mask Register
\$05	1	0	Blink Mask Register
\$06	1	0	Command Register
\$07	1	0	Control/Test Register

Table 3. Address Register (ADDR) Operation



Bt458 Reading/Writing Color Data

To write color data, the MPU loads the address register with the address of the color palette RAM location or overlay register to be modified. The MPU performs three successive write cycles (red, green, and blue), using C0 and C1 to select either the color palette RAM or overlay registers. During the blue write cycle, the 3 bytes of color information are concatenated into a 24-bit word and written to the location specified by the address register. The address register then increments to the next location, which the MPU may modify by writing another sequence of red, green, and blue data.

To read color data, the MPU loads the address register with the address of the color palette RAM location or overlay register to be read. The MPU performs three successive read cycles (red, green, and blue), using C0 and C1 to select either the color palette RAM or overlay registers. Following the blue read cycle, the address register increments to the next location, which the MPU may read by reading another sequence of red, green, and blue data.

When accessing the color palette RAM, the address register resets to \$00 after a blue read or write cycle to location \$FF. When accessing the overlay registers, the address register increments to \$04 following a blue read or write cycle to overlay register 3. To keep track of the red, green, and blue read/write cycles, the address register has 2 additional bits that count modulo three. They are reset to zero when the MPU reads or writes to the address register. The MPU does not have access to these bits. The other 8 bits of the address register (ADDR[7:0]) are accessible to the MPU.

Bt457 Reading/Writing Color Data (Normal Mode)

To write color data, the MPU loads the address register with the address of the color palette RAM location or overlay register to be modified. The MPU performs a color write cycle, using C0 and C1 to select either the color palette RAM or the overlay registers. The address register then increments to the next location, which the MPU may modify by writing another color.

Reading color data is similar to writing it, except the MPU executes read cycles. This mode is useful if a 24-bit data bus is available, as 24 bits of color information (8 bits each of red, green, and blue) may be read or written to three Bt457s in a single MPU cycle. In this application, the CE* inputs of all three Bt457s are connected together. If only an 8-bit data bus is available, the CE* inputs must be individually selected during the appropriate color write cycle (red CE* during red write cycle, blue CE* during blue write cycle, and green CE* during green write cycle).

When accessing the color palette RAM, the address register resets to \$00 after a read or write cycle to location \$FF. When accessing the overlay registers, the address register increments to \$04 following a read or write cycle to overlay register 3.



Bt457 Reading/Writing Color Data (RGB Mode)

To write color data, the MPU loads the address register with the address of the color palette RAM location or overlay register to be modified. The MPU performs three successive write cycles (8 bits each of red, green, and blue), using C0 and C1 to select either the color palette RAM or the overlay registers. After the blue write cycle, the address register then increments to the next location, which the MPU may modify by writing another sequence of red, green, and blue data. Reading color data is similar to writing it, except the MPU executes read cycles.

This mode is useful if only an 8-bit data bus is available. Each Bt457 is programmed to be a red, green, or blue RAMDAC and will respond only to the assigned color read or write cycle. In this application, the Bt457s share a common 8-bit data bus. The CE* inputs of all three Bt457s must be asserted simultaneously only during color read/write cycles and address register write cycles.

When accessing the color palette RAM, the address register resets to \$00 after a blue read or write cycle to location \$FF. When accessing the overlay registers, the address register increments to \$04 following a blue read or write cycle to overlay register 3. To keep track of the red, green, and blue read/write cycles, the address register has 2 additional bits that count modulo three. They are reset to zero when the MPU reads or writes to the address register. The MPU does not have access to these bits. The other 8 bits of the address register (ADDR[7:0]) are accessible to the MPU.

Additional Information Although the color palette RAM and overlay registers are dual ported, if the pixel and overlay data are addressing the same palette entry being written to by the MPU during the write cycle, 1 or more of the pixels on the display screen can be disturbed. A maximum of 1 pixel is disturbed if the write data from the MPU is valid during the entire chip enable time.

The control registers are also accessed through the address register in conjunction with the C0 and C1 inputs, as specified in Table 3. All control registers may be written to or read by the MPU at any time. The address register does not increment following read or write cycles to the control registers, facilitating read-modify-write operations.

If an invalid address is loaded into the address register, data written to the device will be ignored and invalid data will be read by the MPU.

Frame Buffer Interface To enable pixel data to be transferred from the frame buffer at TTL data rates, the Bt457/458 incorporates internal latches and multiplexers. As illustrated in Figure 3, on the rising edge of LD*, sync and blank information, color (up to 8 bits per pixel), and overlay (up to 2 bits per pixel) information, for either 4 or 5 consecutive pixels, are latched into the device. With this configuration, the sync and blank timing will be recognized only with 4- or 5-pixel resolution. Typically, the LD* signal is used to clock external circuitry to generate the basic video timing.

Each clock cycle, the Bt451/457/458 outputs color information based on the $\{A\}$ inputs, followed by the $\{B\}$ inputs, then the $\{C\}$ inputs, etc., until all 4 or 5 pixels have been output, at which point the cycle repeats.



Figure 3. Video input/Output Timing



The overlay inputs may have pixel timing, facilitating the use of additional bit planes in the frame buffer to control overlay selection on a pixel basis. Or they may be controlled by external character or cursor generation logic.

To simplify the frame buffer interface timing, LD* may be phase shifted in any amount relative to CLOCK. This enables the LD* signal to be derived by externally dividing CLOCK by 4 or 5 independent of the propagation delays of the LD* generation logic. As a result, the pixel and overlay data are latched on the rising edge of LD*, independent of the clock phase.

Internal logic maintains an internal LOAD signal synchronous to CLOCK and is guaranteed to follow the LD* signal by at least one, but not more than four, clock cycles. This LOAD signal transfers the latched pixel and overlay data into a second set of latches, which are then internally multiplexed at the pixel clock rate.

If 4:1 multiplexing is specified, only one rising edge of LD* should occur every four clock cycles. If 5:1 multiplexing is specified, only one rising edge of LD* should occur every five clock cycles. Otherwise, the internal LOAD generation circuitry assumes it is not locked onto the LD* signal and will continuously attempt to resynchronize itself to LD*.

Color Selection Each clock cycle, 8 bits of color information (P7:0) and 2 bits of overlay information (OL1,0) for each pixel are processed by the read mask, blink mask, and command registers. Through the control registers, individual bit planes may be enabled or disabled for display, and/or blinked at one of four blink rates and duty cycles.

To ensure blinking does not cause a color change to occur during the active display time (i.e., in the middle of the screen), the Bt457/458 monitors the BLANK* input to determine vertical retrace intervals. A vertical retrace interval is recognized by determining that BLANK* has been a logical zero for at least 256 LD* cycles.

The processed pixel data is then used to select which color palette entry or overlay register is to provide color information. P[0] is the LSB when addressing the color palette RAM. Table 4 is the truth table used for color selection.



CR[6]	OL[1]	OL[0]	P[7:0]	Addressed by Frame		
1	0	0	\$00	Color Palette Entry \$00		
1	0	0	\$01 Color Palette Entry \$01			
:	:	:	:	:		
1	0	0	\$FF	Color Palette Entry \$FF		
0	0	0	\$xx	Overlay Color 0		
х	0	1	\$xx	Overlay Color 1		
х	1	0	\$xx	Overlay Color 2		
х	1	1	\$xx Overlay Color 3			

Table 4. Palette and Overlay Select Truth Table

Video Generation

Every clock cycle, the selected color information from the color palette RAMs or overlay registers is presented to the D/A converters.

The SYNC* and BLANK* inputs are pipelined to maintain synchronization with the pixel data. They add appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figure 4.

The varying output current from each of the D/A converters produces a corresponding voltage level, which is used to drive the color CRT monitor. Only the green output (IOG) on the Bt458 contains sync information. Table 5 details how the SYNC* and BLANK* inputs modify the output levels.

The D/A converters on the Bt457 and Bt458 use a segmented architecture in which bit currents are routed to either the current output or GND by a sophisticated decoding scheme. This architecture eliminates the need for precision component ratios and greatly reduces the switching transients associated with turning current sources on or off. Monotonicity and low glitch are guaranteed by using identical current sources and current steering their outputs. An on-chip operational amplifier stabilizes the D/A converter's full-scale output current against temperature and power supply variations.







Table 5. Video Output Truth Table

Description	IOG (lout) (mA)	IOR, IOB (mA)	Sync*	BLANK*	DAC Input Data
White	26.67	19.5	1	1	\$FF
DATA	data + 9.05	data + 1.44	1	1	data
DATA - SYNC	data + 1.44	data + 1.44	0	1	data
BLACK	9.05	1.44	1	1	\$00
BLACK-SYNC	1.44	1.44	0	1	\$00
BLACK	7.62	0	1	0	\$xx
SYNC	0	0	0	0	\$xx
Note: Typical with full-scale IOG = 26.67 mA. RSET = 523 ¾ and VREF = 1.235 V.					



REGISTERS

Internal Registers

Command Register

The command resister may be written to or read by the MPU at any time and is not initialized. For proper operation, it must be initialized by the user after power-up. CR0 corresponds to data bus bit D[0].

Function			Description			
CR7		Multiplex select	This bit specifies whether 4:1 or 5:1 multiplexing is to be used for the			
	(0) (1)	4:1 Multiplexing 5:1 Multiplexing	lay inputs are ignored and should be connect to GND, and the LD* input should be one fourth the CLOCK rate. If 5:1 is specified, all of the pixel and overlay inputs are used, and the LD* input should be one fifth the CLOCK rate. The pipeline delay of the Bt457/458 can be reset to a fixed eight clock cycles. In this instance, each time the input multiplexing is changed, the Bt557/458 must again be reset to a fixed pipeline delay.			
CR6	RAM Enable		When the overlay select bits are 00, this bit specifies whether to us			
	(0) (1)	Use Overlay Color 0 Use Color Palette RAM	the color palette RAM or overlay color 0 to provide color information.			
CR5,4	В	link Rate Selection	These 2 bits control the blink rate cycle time and duty cycle, and are			
	(00) (01) (10) (11)	16 on, 48 off (25/75) 16 on, 16 off (50/50) 32on, 32 off (50/50) 64 on, 64 off (50/50)	parentheses specify the duty cycle (percent on/off).			
CR3	OL1 Blink Enable		If a logical one, this bit forces the OL1 $\{A-E\}$ inputs to toggle between a logical zero and the input value at the selected blink rate prior to pal- ette section. A value of logical zero does not affect the value of the OL1 $\{A-E\}$ inputs. In order for overlay 1 bit plane to blink, bit CR1 must be set to a logical one.			



Function			Description			
CR2	OL0 Blink Enable		If a logical one, this bit forces the OL0 $\{A-E\}$ inputs to toggle between a logical zero and the input value at the selected blink rate prior to pal- ette selection. A value of the logical zero does not affect the value of the OL0 $\{A-E\}$ inputs. In order for overlay 0 bit plane to blink, bit CR0 must be set to a logical one.			
CR1	0	L1 Display Enable	If a logical zero, this bit forces the OL1 {A-E} inputs to a logical zero			
	(0) (1)	Disable Enable	the value of the OL1 {A-E} inputs.			
CR0	OL0 Display Enable		If a logical zero, this bit forces the OL0 {A-E} inputs to a logical zero			
	(0) (1)	Disable Enable	the value of the OL0 {A-E} inputs.			

Read Mask Register

The read mask register is used to enable (logical one) or disable (logical zero) a bit plane from addressing the color palette RAM. D[0] corresponds to bit plane 0 (P0 {A–E}), and D[7] corresponds to bit plane 7 (P7 {A–E}). Each register bit is logically ANDed with the corresponding bit plane input. This register may be written to or read by the MPU at any time and is not initialized. For proper operation, it must be initialized by the user after power-up.

Blink Mask Register

The blink mask register is used to enable (logical one) or disable (logical zero) a bit plane from blinking at the blink rate and duty cycle specified by the command register. D[0] corresponds to bit plane 0 (P0 {A-E}), and D[7] corresponds to bit plane 7 (P7 {A-E}). In order for a bit plane to blink, the corresponding bit in the read mask register must be a logical one. This register may be written to or read by the MPU at any time and is not initialized. For proper operation, it must be initialized by the user after power-up.



Bt458 Test Register

The test register provides diagnostic capability by enabling the MPU to read the inputs to the D/A converters. It may be written to or read by the MPU at any time and is not initialized. For proper operation, it must be initialized by the user after power-up. When writing to the register, the upper 4 bits (D[7:4]) are ignored.

The contents of the test register are defined as follows:

D[7:4]	Color Information
D[3]	Low (Logical One) or High (Logical Zero) Nibble
D[2]	Blue Enable
D[1]	Green Enable
D[0]	Red Enable

To use the test register, the host MPU writes to it, setting only one of the (red, green, or blue) enable bits. These bits specify which 4 bits of color information the MPU wishes to read (R[3:0], G[3:0], B[3:0], R[7:4], G[7:4], or B[7:4]). When the MPU reads the test register, the 4 bits of color information from the DAC inputs are contained in the upper 4 bits, and the lower 4 bits contain the (red, green, blue, and low or high nibble) enable information previously written. Either the CLOCK must be slowed down to the MPU cycle time, or the same pixel and overlay data must be presented to the device during the entire MPU read cycle.

For example, to read the upper 4 bits of red color information being presented to the D/A converters, the MPU writes to the test register, setting only the red enable bit. The MPU then reads the test register, keeping the pixel data stable, which results in D[7:4] containing R[7:4] color bits and D[3:0] containing (red, green, blue, and low or high nibble) enable information, as illustrated below:

D[7]	R7
D[6]	R6
D[5]	R5
D[4]	R4
D[3]	0
DIAL	
D[2]	0
D[2] D[1]	0 0
D[2] D[1] D[0]	0 0 1



Bt457 Control/Test Register

The control/test register provides diagnostic capability by enabling the MPU to read the inputs to the D/A converter. It may be written to or read by the MPU at any time and is not initialized. For proper operation, it must be initialized by the user after power-up. When writing to the register, the upper 4 bits (D[7:4]) are ignored.

The contents of the test register are defined as follows:

D[7:4]	Color Information		
D[3]	Low (Logical One) or High (Logical Zero) Nibble		
D[2]	Blue Channel Enable		
D[1]	Green Channel Enable		
D[0]	Red Channel Enable		

To use the control/test register, the MPU writes to it, specifying the low or high nibble of color information. When the MPU reads the register, the 4 bits of color information from the DAC inputs are contained in the upper 4 bits, and the lower 4 bits contain whatever was previously written to the register. Either the CLOCK must be slowed down to the MPU cycle time, or the same pixel and overlay data must be presented to the device during the entire MPU read cycle.

The red, green, and blue enable bits are used to specify the mode in which color data is written to and read from, the Bt457. If all three enable bits are logical zeros, each write cycle to the color palette RAM or overlay registers loads 8 bits of color data. During each read cycle of the color palette RAM or overlay registers, 8 bits of color data are output onto the data bus. If a 24-bit data bus is available, three Bt457s can be accessed simultaneously.

If any of the red, green, or blue enable bits is a logical one, the Bt457 assumes the MPU is reading and writing color information using red-green-blue cycles, such as are used Bt458. Setting the appropriate enable bit configures the Bt457 to output or input color data only for the color read/write cycle corresponding to the enabled color. Thus, if the green enable bit is a logical one, and a red-green-blue write cycle occurred, the Bt457 would input data only during the green write cycle. If a red-green-blue read cycle occurred, the Bt457 would output data only during the green read cycle. CE* must be a logical zero during each of the red-green-blue cycles. Only 1 of the enable bits must be a logical one. This mode of operation is useful when only an 8-bit data bus is available and the software drivers are written for RGB operation.



PC BOARD LAYOUT CONSIDERATIONS

PC Board Considerations

The Bt457 and Bt458 layouts should be optimized for lowest noise on their power and ground lines by shielding the digital inputs and providing good decoupling. The trace length between groups of VAA and GND pins should be as short as possible to minimize inductive ringing.

A well-designed power distribution network is critical to eliminating digital switching noise. The ground plane must provide a low-impedance return path for the digital circuits. A PC board with a minimum of six layers is recommended. The ground layer should be used as a shield to isolate noise from the analog traces with layer 1 (top) the analog traces, layer 2 the ground plane, layer 3 the analog power plane, and the remaining layers used for digital traces and digital power supplies.

The optimum layout enables the Bt457 and Bt458 to be located as close as possible to the power supply connector and the video output connector.





The power and ground planes need isolation gaps to minimize digital switching noise effects on the analog signals and components. These gaps need to be at least 1/8-inch wide. They are placed so that digital currents cannot flow through a peninsula that contains the analog components, signals, and video connector. A sample layout is shown in Figure 5.



Figure 5. Sample Layout Showing Power and Ground Plane Isolation Gaps



Device Decoupling

For optimum performance, all capacitors should be located as close as possible to the device, using the shortest possible leads (consistent with reliable operation) to reduce the lead inductance. Chip capacitors are recommended for minimum lead inductance. Radial lead ceramic capacitors may be substituted for chip capacitors and are better than axial lead capacitors for self-resonance. Values are chosen to have self-resonance above the pixel clock.

Power Supply Decoupling

The best power supply decoupling performance is obtained by providing a 0.1 μF ceramic capacitor in parallel with a 0.01 μF chip capacitor to decouple each group of VAA pins to GND. The capacitors should be placed as close as possible to the device VAA and GND pins.

The 10 μ F capacitor shown in Figure 6 is for low-frequency power supply ripple; the 0.1 μ F and 0.01 μ F capacitors are for high-frequency power supply noise rejection. The decoupling capacitors should be connected at the VAA and GND pins, using short, wide traces.

When using a linear regulator, the power-up sequence must be verified to prevent latchup. A linear regulator is recommended to filter the analog power supply if the power supply noise is greater than 200 mV. This is especially important when a switching power supply is used and the switching frequency is close to the raster scan frequency. Note that about 10 percent of power supply hum and ripple noise less than 1 MHz will couple onto the analog outputs.



Figure 6. Typical Connection Diagram



Table 6. Typical Parts List

Location	Description'	Vendor Part Number	
C1–C4, C8, C9	0.1 µF Ceramic Capacitor	Erie RPE112Z5U104M50V	
C5–C7	0.01 µF Ceramic Chip Capacitor	AVX12102T103QA1018	
C10	10 µF Tantalum Capacitor Mallory CSR13G106KI		
L1	Ferrite Bead Fair-Rite 2743001		
R1, R2, R3	75 ¾ 1% Metal Film Resistor	Dale CMF-55C	
R4	1000 ¾ 1% Metal Film Resistor	Dale CMF-55C	
RSET	523 ¾ 1% Metal Film Resistor	esistor Dale CMF-55C	
Z1	1.2 V Voltage Reference	National Semiconductor LM385Z-1.2	
Note: The vendor numbers above are listed only as a guide. Substitution of devices with similar characteristics will not affect the performance of the Bt457/458. R3 is not used with Bt457 (see the Application Information section).			



COMP Decoupling

The COMP pin must be decoupled to VAA, typically with a 0.1 μ F ceramic capacitor. Low-frequency supply noise will require a larger value. The COMP capacitor must be as close as physically possible to the COMP and VAA pins. A surface-mount ceramic chip capacitor is preferred for minimal lead inductance, which degrades the noise rejection of the circuit. Short, wide traces will also reduce lead inductance.

If the display has a ghosting problem, additional capacitance in parallel with the COMP capacitor may help.

Digital Signal Interconnect

The digital inputs to the Bt457 and Bt458 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power and output signals.

Most noise on the analog outputs will be caused by excessive edge rates (less than 3 ns), overshoot, undershoot, and ringing on the digital inputs.

The digital edge rates should be no faster than necessary, as feedthrough noise is proportional to the digital edge rates. Lower speed applications will benefit from using lower speed logic (3–5 ns edge rates) to reduce data-related noise on the analog outputs.

Transmission lines will mismatch if the lines do not match the source and destination impedance. This will degrade signal fidelity if the line length reflection time is greater than one fourth the signal edge time. Line termination or line length reduction is the solution. For example, logic edge rates of 2 ns require line lengths of less than 4 inches without using termination. Ringing may be reduced by damping the line with a series resistor (30–300 ¾).

Radiation of digital signals can also be picked up by the analog circuitry. This is prevented by reducing the digital edge rates (rise/fall time), minimizing ringing with damping resistors, and minimizing coupling through PC board capacitance by routing 90 degrees to any analog signals.

The clock driver and all other digital devices on the circuit board must be adequately decoupled to prevent the noise generated by the digital devices from coupling into the analog circuitry.



Analog Signal Interconnect

The Bt457 and Bt458 should be located as close as possible to the output connectors to minimize noise pickup and reflections caused by impedance mismatch.

The analog outputs are susceptible to crosstalk from digital lines; digital traces must not be routed under or adjacent to the analog output traces.

The video output signals should not overlay the analog power plane, to maximize the high-frequency power supply rejection.

For maximum performance, the analog video output impedance, cable impedance, and load impedance should be the same.

Analog output video edges exceeding the CRT monitor bandwidth can be reflected, producing cable-length dependent ghosts. Simple pulse filters can reduce high-frequency energy, reducing EMI and noise. The filter impedance must match the line impedance.

Analog Output Protection

The Bt457 and Bt458 analog outputs should be protected against high-energy discharges, such as those from monitor arc-over or from "hot-switching" AC-coupled monitors.

The diode protection circuit shown in Figure 6 can prevent latchup under severe discharge conditions without adversely degrading analog transition times. The 1N4148/9 are low-capacitance, fast-switching diodes, which are also available in multiple-device packages (FSA250X or FSA270X) or surface-mountable pairs (BAV99 or MMBD7001).



APPLICATION INFORMATION

Clock Interfacing

Because of the high clock rates at which the Bt457 and Bt458 may operate, they are designed to accept differential clock signals (CLOCK and CLOCK*). These clock inputs are generated by ECL logic operating at +5 V. The CLOCK and CLOCK* inputs require termination resistors (220 ³/₄ to GND) that should be located as close as possible to the clock driver. A 150 ³/₄ chip resistor connected between the RAMDAC's CLOCK and CLOCK* pins is also required to ensure proper termination. It should be located as close as possible to the RAMDAC. (See Figure 7.)







Applications of 165 MHz require robust ECL clock signals with strong pulldown (~20 mA at VOH) and double termination for clock trace lengths greater than 2 inches.

The CLOCK and CLOCK* inputs must be differential signals and greater than 0.6 V peak to peak because of the noise margins of the CMOS process. The Bt457/458 will not function if it uses a single-ended clock with CLOCK* connected to ground.

Typically, LD* is generated by dividing CLOCK by 4 or 5 (depending on whether 4:1 or 5:1 multiplexing was specified) and translating the result to TTL levels. As LD* may be phase shifted relative to CLOCK, propagation delays need not be considered when the LD* signal is derived. LD* may be used as the shift clock for the video DRAMs and to generate the fundamental video timing of the system (e.g., SYNC* and BLANK*).

It is recommended that the Bt438 or Bt439 Clock Generator Chips be used to generate the clock and load signals. Both support the 4:1 and 5:1 input multiplexing of the Bt457/458, and set the pipeline delay of the Bt457 and Bt458 to eight clock cycles. Figures 7 and 8 illustrate use of the Bt438 with the Bt457/458.

When a single Bt457 is used, the PLL output is ignored and should be connected to GND (either directly or through a resistor up to 150 ³/₄).







Setting the Pipeline Delay (Bt457 and Bt458)

The pipeline delay of the Bt457/458, although fixed after a power-up condition, may be anywhere from six to ten clock cycles. The Bt457/458 contains additional circuitry enabling the pipeline delay to be fixed at eight clock cycles. The Bt438 and Bt439 Clock Generator Chips support this mode of operation when they are used with the Bt457/458.

To reset the Bt457/458, it should be powered up with LD*, CLOCK, and CLOCK* running. The CLOCK and CLOCK* signals should be stopped with CLOCK high and CLOCK* low for at least three rising edges of LD*. The device can be held with CLOCK and CLOCK* stopped for an unlimited time.

CLOCK and CLOCK* should be restarted so that the first edge of the signals is as close as possible to the rising edge of LD*. (The falling edge of CLOCK leads the rising edge of LD* by no more than 1 clock cycle or follows the rising edge of LD* by no more than 1.5 clock cycles). When the clocks are restarted, the minimum clock pulse width must not be violated.

When the Bt457/458 is reset to an eight-clock-cycle pipeline delay, the blink counter circuitry is not reset. Therefore, if the multiple Bt457/458s are used in parallel, the on-chip blink counters may not be synchronized. In this instance, the blink mask register should be \$00, and the overlay blink enable bits should be logical zeros. Software may control blinking through the read mask register and overlay display enable bits.

In standard operation, the Bt457/458 must be reset only following a power-up or reset condition. Under these circumstances the on-chip blink circuitry may be used.



Bt457 Color Display Applications

For color display applications in which up to four Bt457s are being used, it is recommended that the Bt439 Clock Generator Chip be used to generate the clock and load signals. It supports the 4:1 and 5:1 input multiplexing of the Bt457, synchronizes the clock and load signals to subpixel resolution, and sets the pipeline delay of the Bt457 to eight clock cycles. The Bt439 may also be used to interface the Bt457 to a TTL clock. Figure 9 illustrates use of the Bt439 with the Bt457.







Subpixel synchronization is supported by the PLL output. Essentially, PLL provides a signal to indicate the amount of analog output delay of the Bt457 relative to CLOCK. The Bt439 compares the phase of the PLL signals generated by up to four Bt457s, and adjusts the phase of each of the CLOCK and CLOCK* signals to the Bt457s to minimize the PLL phase difference. There should be minimal layout skew in the CLOCK and PLL trace paths to ensure proper clock alignment.

If subpixel synchronization of multiple Bt457s is not necessary, the Bt438 Clock Generator Chip may be used rather than the Bt439. In this instance, the CLOCK, CLOCK*, and LD* inputs of up to four Bt457s are connected together and driven by a single Bt438 (daisy chain with single balanced termination for <100 MHz or through a 10H116 buffer for >100 MHz). The VREF inputs of the Bt457s must still have a 0.1 μ F bypass capacitor to VAA. The PLL outputs would not be used and should be connected to GND (either directly or through a resistor up to 150 ³/₄).

Using Multiple Devices

When multiple RAMDACs are used, each RAMDAC should have its own power plane ferrite bead. In addition, a single voltage reference may drive multiple devices; however, isolation resistors are recommended to reduce color channel crosstalk.

Higher performance may be obtained if each RAMDAC has its own voltage reference. This may further reduce the amount of color channel crosstalk and color palette interaction.

Each RAMDAC must still have its own RSET resistor, analog output termination resistors, power supply bypass capacitors, COMP capacitor, and VREF capacitor.

Bt457 Nonvideo Applications

The Bt457 may be used in nonvideo applications by disabling the video-specific control signals. SYNC* should be a logical zero, and BLANK* should be a logical one.

The relationship between RSET and the full-scale output current (Iout) in this configuration is as follows:

RSET (³/₄) = 7,457 * VREF (V) / Iout (mA)

With the DAC data inputs at \$00, there is a DC offset current (Imin) defined as follows:

Imin (mA) = $610 * VREF(V) / RSET(^{3}_{4})$

Therefore, the total full-scale output current will be Iout + Imin.



Initializing the Bt458

Following a power-on sequence, the Bt458 must be initialized. If the clock/LD* sequence is controlled to reset the pipeline delay of the Bt458 to a fixed pipeline delay of eight clock cycles, this initialization sequence must be performed after the reset sequence. The command register must also be reinitialized when the multiplex selection is changed (e.g., from 4:1 to 5:1 input multiplexing).

This sequence will configure the Bt458 as follows:

4:1 Multiplexed Operation No Overlays No Blinking

Control Register Initialization	C1,C0
Write \$04 to address register	00
Write \$FF to read mask register	10
Write \$05 to address register	00
Write \$00 to blink mask register	10
Write \$06 to address register	00
Write \$40 to command register	10
Write \$07 to address register	00
Write \$00 to test register	10
Color Palette RAM Initialization	
Write \$00 to address register	00
Write red data to RAM (location \$00)]	01
Write green data to RAM (location \$00)	01
Write blue data to RAM (location \$00)	01
Write red data to RAM (location \$01)	01
Write green data to RAM (location \$01)	01
Write blue data to RAM (location \$01)	01
:	:
Write red data to RAM (location \$FF)	01
Write green data to RAM (location \$FF)	01
Write blue data to RAM (location \$FF)	01



Overlay Color Palette Initialization

Write \$00 to address register	00
Write red data to overlay (location \$00)	11
Write green data to overlay (location \$00)	11
Write blue data to overlay (location \$00)	11
Write red data to overlay (location \$01)	11
Write green data to overlay (location \$01)	11
Write blue data to overlay (location \$01)	11
:	:
Write red data to overlay (location \$03)	11
Write green data to overlay (location \$03)	11
Write blue data to overlay (location \$03)	11



Initializing the Bt457 (Monochrome)

Following a power-on sequence, the Bt457 must be initialized. If the clock/LD* sequence is controlled to reset the pipeline delay of the Bt457 to a fixed pipeline delay of eight clock cycles, this initialization sequence must be performed after the reset sequence. The command register must also be reinitialized when the multiplex selection is changed (e.g., from 4:1 to 5:1 input multiplexing).

This sequence will configure the Bt457 as follows:

4:1 Multiplexed Operation
No Overlays
No Blinking
Color data written/read every cycle

Control Register Initialization	C1,C0
Write \$04 to address register	00
Write \$FF to read mask register	10
Write \$05 to address register	00
Write \$00 to blink mask register	10
Write \$06 to address register	00
Write \$40 to command register	10
Write \$07 to address register	00
Write \$00 to test register	10
Color Palette RAM Initialization	
Write \$00 to address register	00
Write data to RAM (location \$00)	01
Write data to RAM (location \$01)	01
:	:
Write data to RAM (location \$FF)	01
Overlay Color Palette Initialization	
Write \$00 to address register	00
Write data to overlay (location \$00)	11
Write data to overlay (location \$01)	11
:	:
Write data to overlay (location \$03)	11



Initializing the Bt457 (Color) 24-bit MPU Data Bus

In this example, three Bt457s are being used in parallel to generate true color. A 24-bit MPU data bus is available to access all three Bt457s in parallel.

The operation and initialization are the same as the monochrome application of the Bt457.

Initializing the Bt457 (Color) 8-bit MPU Data Bus

In this example, three Bt457s are being used in parallel to generate true color. An 8-bit MPU data bus is available to access the Bt457s.

While accessing the command, read mask, blink mask, and control/test and address registers, each Bt457 must be accessed individually. While accessing the color palette RAM or overlay registers, all three Bt457s are accessed simultaneously.

Following a power-on sequence, the Bt457s must be initialized. If the clock/LD* sequence is controlled to reset the pipeline delay of the Bt457s to a fixed pipeline delay of eight clock cycles, this initialization sequence must be performed after the reset sequence. The command register must also be reinitialized when the multiplex selection is changed (e.g., from 4:1 to 5:1 input multiplexing).

This sequence will configure the Bt457s as follows:

4:1 Multiplexed Operation

No Overlays

No Blinking

Each Bt457 initialized as a red, green, or blue device

Control Register Initialization	C1,C0
Red Bt457	
Write \$04 to address register	00
Write \$FF to read mask register	10
Write \$05 to address register	00
Write \$00 to blink mask register	10
Write \$06 to address register	00
Write \$40 to command register	10
Write \$07 to address register	00
Write \$00 to test register	10



Green	Bt457
0.0011	51401

Write \$04 to address register	00
Write \$FF to read mask register	10
Write \$05 to address register	00
Write \$00 to blink mask register	10
Write \$06 to address register	00
Write \$40 to command register	10
Write \$07 to address register	00
Write \$02 to test register	10
Blue Bt457	
Write \$04 to address register	00
Write \$FF to read mask register	10
Write \$05 to address register	00
Write \$00 to blink mask register	10
Write \$06 to address register	00
Write \$40 to command register	10
Write \$07 to address register	00
Write \$04 to test register	10
Color Palette RAM Initialization	
Write \$00 to all three address registers	00
Write red data to RAM (location \$00)	01
Write green data to RAM (location \$00)	01
Write blue data to RAM (location \$00)	01
Write red data to RAM (location \$01)	01
Write green data to RAM (location \$01)	01
Write blue data to RAM (location \$01)	01
:	:
Write red data to RAM (location \$FF)	01
Write green data to RAM (location \$FF)	01
Write blue data to RAM (location \$FF)	01



Overlay Color Palette Initialization

Write \$00 to all three address registers	00
Write red data to overlay (location \$00)	11
Write green data to overlay (location \$00)	11
Write blue data to overlay (location \$00)	11
Write red data to overlay (location \$01)	11
Write green data to overlay (location \$01)	11
Write blue data to overlay (location \$01)	11
:	:
Write red data to overlay (location \$03)	11
Write green data to overlay (location \$03)	11
Write blue data to overlay (location \$03)	11

ESD and Latchup Considerations

Correct ESD-sensitive handling procedures are required to prevent device damage, which can produce symptoms of catastrophic failure or erratic device behavior with somewhat leaky inputs.

All logic inputs should be held low until power to the device has settled to the specified tolerance. DAC power decoupling networks with large time constants should be avoided. They could delay VAA power to the device. Ferrite beads must be used only for analog power VAA decoupling. Inductors cause a time constant delay that induces latchup.

Latchup can be prevented by ensuring that all VAA pins are at the same potential and that the VAA supply voltage is applied before the signal pin voltages. The correct power-up sequence ensures that any signal pin voltage will never exceed the power supply voltage by more than +0.5 V.





PARAMETRIC INFORMATION

DC Electrical Parameters

Parameter	Symbol	Min	Тур	Мах	Units
Power Supply	VAA	4.75	5.00	5.25	V
Ambient Operating Temperature	TA	0		+70	°C
Output Load	RL		37.5		3⁄4
Reference Voltage	VREF	1.20	1.235	1.26	V
FS ADJUST Resistor	RSET		523		3⁄4

Table 7. Recommended Operating Conditions



Table 8. Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Units
VAA (Measured to GND)				7.0	V
Voltage on Any Signal Pin ⁽¹⁾		GND-0.5		VAA +0.5	V
Analog Output Short-Circuit Duration to Any Power Supply or Common	ISC		Indefinite		
Ambient Operating Temperature	TA				
Storage Temperature	TS	-55		+125	°C
Junction Temperature	TJ	-65		+150	°C
Ceramic Package				+175	°C
Plastic Package				+150	°C
Soldering Temperature (5 Seconds, 1/4" from Pin)	TSOL			260	°C
Vapor Phase Soldering (1 Minute)	TVSOL			220	°C
Notes: (1). This device employs high-impedance CMOS devices on all signal pins. It should be handled as an ESD-sen- sitive device. Voltage on any signal pin that exceeds the power supply voltage by more than +0.5 V can in-					

duce destructive latchup. Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Table 9. DC Characteristics (1 of 2)

Parameter	Symbol	Min	Тур	Мах	Units
Analog Outputs					
Resolution (Each DAC)		8 (4)	8 (4)	8(4)	Bits
Accuracy (Each DAC)					
Integral Linearity Error	IL			±1 (1/8)	LSB
Differential Linearity Error	DL			±1 (1/16)	LSB
Gray-Scale Error				±5	%Gray Scale
Monotonicity			Guaranteed		
Coding					Binary
Digital Inputs (Except CLOCK, CLOCK*)					
Input High Voltage	VIH	2.0		VAA + 0.5	V
Input Low Voltage	VIL	GND-0.5		0.8	V
Input High Current (Vin = 4.0 V)	ΠΗ			1	μA
Input Low Current (Vin = 0.4 V)	IIL			-1	μA
Input Capacitance (f = 1 MHz, Vin = 2.4 V)	CIN		4	10	pF
Clock Inputs (CLOCK, CLOCK*)					
Differential Input Voltage	VIN	0.6		6	V
Input High Current (Vin = 4.0 V)	IKIH			1	μA
Input Low Current (Vin = 0.4 V)	IIKIL			-1	μA
Input Capacitance (f = 1 MHz, Vin = 4.0 V)	CKIN		4	10	pF
Digital Outputs D[7:0]					
Output High Voltage (IOH = -800 μA)	VOH	2.4			V
Output Low Voltage (IOL = 6.4 mA)	VOL			0.4	V
3-State Current	IOZ			10	μA
Output Capacitance	CDOUT		10		pF
Analog Outputs					



Table 9. DC Characteristics (2 of 2)

Parameter	Symbol	Min	Тур	Max	Units
Output Current					
White Level Relative to Blank		17.69	19.05	20.40	mA
White Level Relative Black		16.74	17.62	18.50	mA
Black Level Relative to Blank		0.95	1.44	1.90	mA
Blank Level on IOR, IOB		0	5	50	μA
Blank Level on IOG or IOUT		6.29	7.62	8.96	mA
Sync Level on IOG or IOUT		0	5	50	μA
LSB Size					
Bt457, Bt458			69.1		μA
DA0-to-DAC Matching ⁽¹⁾			2	5	%
Output Compliance	VOC	-0.5		+1.2	V
Output Impedance	RAOUT		50		k¾
Output Capacitance (f = 1 MHz, IOUT = 0 mA)	CAOUT		13	20	pF
Voltage Reference Input Current	IREF		10		μA
Power Supply Rejection Ratio (COMP = 0.1 µF, f = 1 kHz)	PSRR		0.5		% / %ý VAA

Notes: (1). Does not apply to the Bt457.

Test conditions (unless otherwise specified): Recommended Operating Conditions" with RSET = 523 ³/₄ and VREF = 1.235 V. As the parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required. Typical values are based on nominal temperature, i.e., room temperature, and nominal voltage, i.e., 5 V.



AC Electrical Parameters

165 MHz Devices 135 MHz Devices Symbol Min Min Units Parameter Typ Max Тур Max **Clock Rate** Fmax 165 135 MHz LD* Rate LDmax 41.25 33.75 MHz R/W, C0, C1 Setup Time 0 0 1 ns R/W, C0, C1 Hold Time 2 15 15 ns CE* Low Tiime 3 50 50 ns CE* High Time 4 25 25 ns 7 7 CE* Asserted to Data Bus Driven 5 ns CE* Asserted to Data Valid 6 75 75 ns CE* Negated to Data Bus 7 15 15 ns 3-Stated Write Data Setup Time 8 35 35 ns Write Data Hold Time 9 3 3 ns Pixel and Control Setup Time 10 3 3 ns Pixel and Control Hold Time 2 11 2 ns 7.4 **Clock Cycle Time** 12 6.06 ns Clock Pulse Width High Time 13 2.6 3 ns Clock Pulse Width Low Time 2.6 3 14 ns LD* Cycle Time 24.24 29.63 15 ns LD* Pulse Width High Time 16 10 12 ns LD* Pulse Width Low Time 17 10 12 ns Analog Output Delay 18 12 12 ns Analog Output Rise/Fall Time 19 2 2 ns Analog Output Settling Time 20 8 8 ns Clock and Data Feedthrough⁽¹⁾ pV-sec 35 35 Glitch Impulse⁽¹⁾ 50 50 pV-sec Analog Output Skew⁽²⁾ 0 2 0 2 ns **Pipeline Delay** 6 10 Clocks

Table 10. AC Characteristics for 165 MHz and 135 MHz Devices (1 of 2)



Table 10. AC Characteristics for 165 MHz and 135 MHz Devices (2 d

		165	MHz Dev	ices	135	MHz Dev	ices	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Units
VAA Supply Current ⁽³⁾	IAA							
Bt458			310	370		235	340	mA
Bt457			n/a	n/a		207	257	mA
Note: See test conditions and notes at the end of this section.								

Table 11. AC Characteristics for 125 MHz and 110 MHz Devices (1 of 2)

		125 MHz Devices		110				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Units
Clock Rate	Fmax			125			110	MHz
LD* Rate	LDmax			31.25			27.5	MHz
R/W, C0, C1 Setup Time	1	0			0			ns
R/W, C0, C1 Hold Time	2	15			15			ns
CE* Low Time	3	50			50			ns
CE* High Time	4	25			25			ns
CE* Asserted to Data Bus Driven	5	7			7			ns
CE* Asserted to Data Valid	6			75			75	ns
CE* Negated to Data Bus 3-Stated	7			15			15	ns
Write Data Setup Time	8	35			35			ns
Write Data Hold Time	9	3			3			ns
Pixel and Control Setup Time	10	3			3			ns
Pixel and Control Hold Time	11	2			2			ns
Clock Cycle Time	12	8			9.09			ns
Clock Pulse Width High Time	13	3.2			4			ns
Clock Pulse Width Low Time	14	3.2			4			ns
LD* Cycle Time	15	3.2			36.36			ns
LD* Pulse Width High Time	16	13			15			ns
LD* Pulse Width Low Time	17	13			15			ns
Analog Output Delay	18		12			12		ns
Analog Output Rise/Fall Time	19		2			2		ns
Analog Output Settling Time	20			8			8	ns
Clock and Data Feedthrough ⁽¹⁾			35			35		pV-sec



		125	MHz Dev	ices	110	MHz Devi	ices	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Units
Glitch Impulse ⁽¹⁾			50			50		pV-sec
Analog Output Skew ⁽²⁾			0	2		0	2	ns
Pipeline Delay		6		10	6		10	Clocks
VAA Supply Current ⁽³⁾	IAA							
Bt458			225	330		210	315	mA
Bt457			200	250		190	240	mA
Note: See test conditions and	d notes at the end	l of this se	ction.	•	•	•	•	•

Table 11. AC Characteristics for 125 MHz and 110 MHz Devices (2 of 2)

Table 12. AC Characteristics for 80 MHz Device (1 of 2)

		;	80 MHz Device	s	
Parameter	Symbol	Min	Тур	Max	Units
Clock Rate	Fmax			80	MHz
LD* Rate	LDmax			20	MHz
R/W, C0, C1 Setup Time	1	0			ns
R/W, C0, C1 Hold Time	2	15			ns
CE* Low Time	3	50			ns
CE* High Time	4	25			ns
CE* Asserted to Data Bus Driven	5	7			ns
CE* Asserted to Data Valid	6			75	ns
CE* Negated to Data Bus 3-Stated	7			15	ns
Write Data Setup Time	8	35			ns
Write Data Hold Time	9	3			ns
Pixel and Control Setup Time	10	4			ns
Pixel and Control Hold Time	11	2			ns
Clock Cycle Time	12	12.5			ns
Clock Pulse Width High Time	13	5			ns
Clock Pulse Width Low Time	14	5			ns
LD* Cycle Time	15	50			ns
LD* Pulse Width High Time	16	20			ns
LD* Pulse Width Low Time	17	20			ns
Analog Output Delay	18		12		ns



	8	0 MHz Device	s	
Symbol	Min	Тур	Max	Units
19		2		ns
20			8	ns
		35		pV–sec
		50		pV–sec
		0	2	ns
	6		10	Clocks
IAA				
		200	285	mA
		170	220	mA
	Symbol 19 20 IAA	Symbol Min 19	Symbol Min Typ 19 2 20 2 20 35 50 50 11 0 11 2 12 35 13 50 14 10 15 0 16 200 10 200 10 170	Symbol Min Typ Max 19 2 20 2 8 20 35 50 50 2 6 10 10 IAA 200 285 10 170 220

Table 12. AC Characteristics for 80 MHz Device (2 of 2)

Notes: (1). Clock and data feedthrough is a function of the number of edge rates and the amount of overshoot and undershoot on the digital inputs. For this test, the TTL digital inputs have a 1 k ³/₄ resistor to GND and are driven by 74HC logic. Settling time does not include clock and data feedthrough. Glitch impulse includes clock and data feedthrough, and –3 dB test bandwidth = 2x clock rate.

(2). Does not apply to the Bt457.

(3). At Fmax. IAA (typ) at VAA = 5.0 V and TA = 20° C. IAA (max) at VAA = 5.25 V and TA = 0° C.

4. Test conditions (unless otherwise specified):"Recommended Operating Conditions" with RSET = 523 ¾ and VREF = 1.235 V. TTL input values are 0–3 V with input rise/fall times ð 4 ns, measured between the 10% and 90% points. ECL input values are VAA–0.8 to VAA–1.8 V with input rise/fall times ð 2 ns, measured between the 20% and 80% points. Timing reference points at 50% for inputs and outputs. Analog output load ð 10 pF and D[7:0] output load ð 75 pF. See timing notes in Figure 10. As the above parameters are guaranteed over the full temperature range, temperature coefficients are not specified or required. Typical values are based on nominal temperature, i.e., room temperature, and nominal voltage, i.e., 5 V.



Timing Waveforms

Figure 10. Video Input/Output Timing





Figure 11. MPU Read/Write Timing





Package Drawing



Figure 12. 84-Pin Plastic J-Lead (PLCC)



Figure 13. 84-Pin Ceramic PGA





Revision History

Datasheet Revision	Change From Previous Revision
1	Expanded PC Board Layout Considerations section. Changed AC parameter "CE* asserted to data bus driven" from 10 ns to 7 ns minimum.
J	Changed AC parameter "VAA Supply Current (Max)" for the Bt457: 80 MHz changed from 190 mA to 220 mA, 110 MHz changed from 210 mA to 240 mA, and 125 MHz changed from 220 mA to 250 mA.
К	Changed speed grade from 170 MHz to 165 MHz. Changed PLL feedback circuitry. Consolidated Bt458 power specifications. Changed AC Characteristics CLOCK, Load Cycle, and Pulse Width times. Changed typical analog output delay times.
L	Added 135 MHz speed grade.
М	Revised PCB Layout section.