

## Features

- 72-Pin JEDEC-Standard Single In-Line Memory Module
- Performance:

|                  |                                     |       |
|------------------|-------------------------------------|-------|
|                  |                                     | -70   |
| t <sub>RAC</sub> | $\overline{\text{RAS}}$ Access Time | 70ns  |
| t <sub>CAC</sub> | $\overline{\text{CAS}}$ Access Time | 20ns  |
| t <sub>AA</sub>  | Access Time From Address            | 35ns  |
| t <sub>RC</sub>  | Cycle Time                          | 130ns |
| t <sub>PC</sub>  | Fast Page Mode Cycle Time           | 45ns  |


- Single-error-correct (SEC) high-speed ECC algorithm
- Single 5.0V  $\pm$  0.25V Power Supply
- All inputs & outputs are fully TTL & CMOS compatible
- Fast Page Mode access cycle
- Refresh Modes: RAS-Only and CBR
- 2048 refresh cycles distributed across 32ms
- 11/11 Addressing (Row/Column)
- Provides ECC and retrofits to standard x36 socket
- Au and Sn/Pb versions available

## Description

The IBM11D4480B is a 16MB industry standard 72-pin 4-byte single in-line memory module (SIMM) that has a fully functional, retrofittable and plug-compatible on-board error-correcting-code (ECC). The ECC function is completely self-contained and transparent to the system. The module is manufactured with 12 4M x 4 DRAMS and 4 ECC ASICs. The

ECC-on-SIMM module corrects single-bit errors that may occur in any byte of SIMM data. It is recommended for systems that run critical applications but do not have native ECC. This family of SIMMs (2M x 36, 4M x 36, and 8M x 36) provides the memory reliability required by these applications with no performance penalty.

## Card Outline





## Pin Description

|   |                       |
|---|-----------------------|
| $\overline{\text{RAS0}}, \overline{\text{RAS2}}$  | Row Address Strobe    |
| $\overline{\text{CAS0}} - \overline{\text{CAS3}}$ | Column Address Strobe |
| $\overline{\text{WE}}$                            | Read/write Input      |
| A0 - A10  | Address Inputs        |
| DQ0-7, 9-16,<br>18-25, 27-34                      | Data Input/output     |
| PQ8, 17, 26, 35                                   | Parity Input/output   |
| $V_{\text{CC}}$                                   | Power (+5V)           |
| $V_{\text{SS}}$                                   | Ground                |
| NC  | No Connect            |
| PD1 - PD4   | Presence Detects      |


## Pinout

| Pin# | Name            | Pin# | Name | Pin# | Name                     | Pin# | Name                     | Pin# | Name            | Pin# | Name            |
|------|-----------------|------|------|------|--------------------------|------|--------------------------|------|-----------------|------|-----------------|
| 1    | $V_{\text{SS}}$ | 13   | A1   | 25   | DQ24                     | 37   | PQ17                     | 49   | DQ9             | 61   | DQ14            |
| 2    | DQ0             | 14   | A2   | 26   | DQ7                      | 38   | PQ35                     | 50   | DQ27            | 62   | DQ33            |
| 3    | DQ18            | 15   | A3   | 27   | DQ25                     | 39   | $V_{\text{SS}}$          | 51   | DQ10            | 63   | DQ15            |
| 4    | DQ1             | 16   | A4   | 28   | A7                       | 40   | $\overline{\text{CAS0}}$ | 52   | DQ28            | 64   | DQ34            |
| 5    | DQ19            | 17   | A5   | 29   | NC                       | 41   | $\overline{\text{CAS2}}$ | 53   | DQ11            | 65   | DQ16            |
| 6    | DQ2             | 18   | A6   | 30   | $V_{\text{CC}}$          | 42   | $\overline{\text{CAS3}}$ | 54   | DQ29            | 66   | NC              |
| 7    | DQ20            | 19   | A10  | 31   | A8                       | 43   | $\overline{\text{CAS1}}$ | 55   | DQ12            | 67   | PD1             |
| 8    | DQ3             | 20   | DQ4  | 32   | A9                       | 44   | $\overline{\text{RAS0}}$ | 56   | DQ30            | 68   | PD2             |
| 9    | DQ21            | 21   | DQ22 | 33   | NC                       | 45   | NC                       | 57   | DQ13            | 69   | PD3             |
| 10   | $V_{\text{CC}}$ | 22   | DQ5  | 34   | $\overline{\text{RAS2}}$ | 46   | NC                       | 58   | DQ31            | 70   | PD4             |
| 11   | NC              | 23   | DQ23 | 35   | PQ26                     | 47   | $\overline{\text{WE}}$   | 59   | $V_{\text{CC}}$ | 71   | NC              |
| 12   | A0              | 24   | DQ6  | 36   | PQ8                      | 48   | NC                       | 60   | DQ32            | 72   | $V_{\text{SS}}$ |

## Ordering Information

| Part Number    | Organization | Speed | Leads | Dimensions            |
|----------------|--------------|-------|-------|-----------------------|
| IBM11D4480B-70 | 4M x 36      | 70ns  | Sn/Pb | 4.25" x 1.04" x .397" |
| IBM11E4480B-70 | 4M x 36      | 70ns  | Au    | 4.25" x 1.04" x .397" |

### Block Diagram





## Truth Table

| Function   | $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$ | $\overline{\text{WE}}$ | Row Address | Column Address | All DQ, PQ bits |
|--|-------------------------|-------------------------|------------------------|-------------|----------------|-----------------|
| Standby  | H                       | X                       | X                      | X           | X              | High Impedance  |
| Read   | L                       | L                       | H                      | Row         | Col            | Valid Data Out  |
| Early-Write  | L                       | L                       | L                      | Row         | Col            | Valid Data In   |
| Fast Page Mode - Read:<br>1st Cycle                              | L                       | H→L                     | H                      | Row         | Col            | Valid Data Out  |
| Subsequent Cycles  | L                       | H→L                     | H                      | N/A         | Col            | Valid Data Out  |
| Fast Page Mode - Write:<br>1st Cycle                             | L                       | H→L                     | L                      | Row         | Col            | Valid Data In   |
| Subsequent Cycles  | L                       | H→L                     | L                      | N/A         | Col            | Valid Data In   |
| $\overline{\text{RAS}}$ -Only Refresh                            | L                       | H                       | X                      | Row         | N/A            | High Impedance  |
| $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh | H→L                     | L                       | H                      | X           | X              | High Impedance  |

## Presence Detect

| Pin | Industry Standard -70 | Notes |
|-----|-----------------------|-------|
| PD1 | V <sub>SS</sub>       | 1     |
| PD2 | NC                    | 1     |
| PD3 | V <sub>SS</sub>       | 1     |
| PD4 | NC                    | 1     |

1. NC= OPEN, V<sub>SS</sub> = GND.

## Absolute Maximum Ratings

| Symbol           | Parameter                    | Rating                        | Units | Notes |
|------------------|------------------------------|-------------------------------|-------|-------|
| V <sub>CC</sub>  | Power Supply Voltage         | -0.3 to 6.5                   | V     | 1     |
| V <sub>IN</sub>  | Input Voltage                | -0.3 to V <sub>CC</sub> + 0.3 | V     | 1     |
| V <sub>OUT</sub> | Output Voltage               | -0.3 to V <sub>CC</sub> + 0.3 | V     | 1     |
| T <sub>C</sub>   | Operating Temperature (Case) | 0 to +65                      | °C    | 1     |
| T <sub>STG</sub> | Storage Temperature          | -40 to +125                   | °C    | 1     |
| P <sub>D</sub>   | Power Dissipation            | 12                            | W     | 1     |
| I <sub>OUT</sub> | Short Circuit Output Current | 50                            | mA    | 1     |

1. Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and device functional operation at or above the conditions indicated is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Recommended DC Operating Conditions ( $T_C = 0$ to $65^\circ\text{C}$ )


| Symbol   | Parameter          | Min  | Typ | Max      | Units | Notes |
|----------|--------------------|------|-----|----------|-------|-------|
| $V_{CC}$ | Supply Voltage     | 4.75 | 5.0 | 5.25     | V     | 1     |
| $V_{IH}$ | Input High Voltage | 2.4  | —   | $V_{CC}$ | V     | 1     |
| $V_{IL}$ | Input Low Voltage  | 0.0  | —   | 0.8      | V     | 1     |

1. All voltages referenced to  $V_{SS}$ .


### Capacitance ( $T_C = 0$ to $+65^\circ\text{C}$ , $V_{CC} = 5.0 \pm 0.25\text{V}$ )

| Symbol     | Parameter                                     | Max | Units |
|------------|---|-----|-------|
| $C_{I1}$   | Input Capacitance (A0-A10)                    | 100 | pF    |
| $C_{I2}$   | Input Capacitance ( $\overline{\text{RAS}}$ ) | 70  | pF    |
| $C_{I3}$   | Input Capacitance ( $\overline{\text{CAS}}$ ) | 50  | pF    |
| $C_{I4}$   | Input Capacitance ( $\overline{\text{WE}}$ )  | 35  | pF    |
| $C_{I/O1}$ | Output Capacitance (DQ0-DQ34)                 | 12  | pF    |
| $C_{I/O2}$ | Output Capacitance (PQ8, 17, 26, 35)          | 12  | pF    |

### Load Diagram



**Load Circuit**



**Alternate Load Circuit**

## DC Electrical Characteristics (T<sub>c</sub> = 0 to +65°C, V<sub>CC</sub> = 5.0 ± 0.25V)

| Symbol            | Parameter   | Min     | Max  | Units | Notes |         |
|-------------------|---|---------|------|-------|-------|---------|
| I <sub>CC1</sub>  | Operating Current<br>Average Power Supply Operating Current<br>(RAS, CAS, Address Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)                               | -70     | —    | 1080  | mA    | 1, 2, 3 |
| I <sub>CC2</sub>  | Standby Current (TTL)<br>Power Supply Standby Current<br>(RAS = CAS ≥ V <sub>IH</sub> )   | —       | 24   |       | mA    |         |
| I <sub>CC3</sub>  | RAS Only Refresh Current<br>Average Power Supply Current, RAS Only Mode<br>(RAS Cycling, CAS ≥ V <sub>IH</sub> ; t <sub>RC</sub> = t <sub>RC</sub> min)         | -70     | —    | 1080  | mA    | 1, 3    |
| I <sub>CC4</sub>  | Fast Page Mode Current<br>Average Power Supply Current, Fast Page Mode<br>(RAS = V <sub>IL</sub> , CAS, Address Cycling: t <sub>PC</sub> = t <sub>PC</sub> min) | -70     | —    | 960   | mA    | 1, 2, 3 |
| I <sub>CC5</sub>  | Standby Current (CMOS)<br>Power Supply Standby Current<br>(RAS = CAS = V <sub>CC</sub> - 0.2V)  | —       | 12   |       | mA    |         |
| I <sub>CC6</sub>  | CAS Before RAS Refresh Current<br>Average Power Supply Current, CAS Before RAS Mode<br>(RAS, CAS, Cycling: t <sub>RC</sub> = t <sub>RC</sub> min)               | -70     | —    | 1080  | mA    | 1, 3    |
| I <sub>I(L)</sub> | Input Leakage Current<br>Input Leakage Current, any input<br>(0.0 ≤ V <sub>IN</sub> ≤ (V <sub>CC</sub> < 6.0V))<br>All Other Pins Not Under Test = 0V           | RAS     | -460 | +460  | μA    |         |
|                   |   | CAS, WE | -40  | +40   |       |         |
|                   |   | Address | -120 | +120  |       |         |
| I <sub>O(L)</sub> | Output Leakage Current<br>(D <sub>OUT</sub> is disabled, 0.0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> )   | -10     | +10  |       | μA    |         |
| V <sub>OH</sub>   | Output High Level<br>Output "H" Level Voltage (I <sub>OUT</sub> = -4mA @ 2.4V)  | 2.4     | —    |       | V     |         |
| V <sub>OL</sub>   | Output Low Level<br>Output "L" Level Voltage (I <sub>OUT</sub> = +4mA @ 0.4V)   | —       | 0.4  |       | V     |         |

1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC6</sub> depend on cycle rate.
2. I<sub>CC1</sub>, I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.
3. Address can be changed once or less while RAS = V<sub>IL</sub>. In the case of I<sub>CC4</sub>, it can be changed once or less when CAS = V<sub>IH</sub>.

## AC Characteristics (T<sub>C</sub> = 0 to +65°C, V<sub>CC</sub> = 5.0 ± 0.25V)

1. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
2. An initial pause of 500ms is required after power-up followed by 8  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles instead of 8  $\overline{\text{RAS}}$  only refresh cycles is required. To prevent excess power dissipation during power-up,  $\overline{\text{RAS}}$  should rise coincident with the power supply voltage.
3. AC measurements assume t<sub>T</sub> = 5ns.

## Read, Write, and Refresh Cycles (Common Parameters)

| Symbol           | Parameter   | -70 |     | Units | Notes |
|------------------|---|-----|-----|-------|-------|
|                  |   | Min | Max |       |       |
| t <sub>RC</sub>  | Random Read or Write Cycle Time                                   | 130 | —   | ns    |       |
| t <sub>RP</sub>  | $\overline{\text{RAS}}$ Precharge Time                            | 50  | —   | ns    |       |
| t <sub>CP</sub>  | $\overline{\text{CAS}}$ Precharge Time                            | 10  | —   | ns    |       |
| t <sub>RAS</sub> | $\overline{\text{RAS}}$ Pulse Width                               | 70  | 10K | ns    |       |
| t <sub>CAS</sub> | $\overline{\text{CAS}}$ Pulse Width                               | 20  | —   | ns    |       |
| t <sub>ASR</sub> | Row Address Setup Time  | 0   | —   | ns    |       |
| t <sub>RAH</sub> | Row Address Hold Time   | 10  | —   | ns    |       |
| t <sub>ASC</sub> | Column Address Setup Time   | 0   | —   | ns    |       |
| t <sub>CAH</sub> | Column Address Hold Time  | 10  | —   | ns    |       |
| t <sub>RCD</sub> | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time     | 20  | 50  | ns    | 1     |
| t <sub>RAD</sub> | $\overline{\text{RAS}}$ to Column Address Delay Time              | 15  | 35  | ns    | 2     |
| t <sub>RSH</sub> | $\overline{\text{RAS}}$ Hold Time                                 | 20  | —   | ns    |       |
| t <sub>CSH</sub> | $\overline{\text{CAS}}$ Hold Time                                 | 70  | —   | ns    |       |
| t <sub>CRP</sub> | $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time | 10  | —   | ns    |       |
| t <sub>DZC</sub> | $\overline{\text{CAS}}$ Delay Time from D <sub>IN</sub>           | 0   | —   | ns    |       |
| t <sub>T</sub>   | Transition Time (Rise and Fall)                                   | 3   | 30  | ns    |       |

1. Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only: if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled by t<sub>CAC</sub>.
2. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled by t<sub>AA</sub>.

## Write Cycle

| Symbol    | Parameter                                   | -70 |     | Units |
|-----------|---|-----|-----|-------|
|           |   | Min | Max |       |
| $t_{WCS}$ | Write Command Set Up Time                   | 0   | —   | ns    |
| $t_{WCH}$ | Write Command Hold Time                     | 15  | —   | ns    |
| $t_{WP}$  | Write Command Pulse Width                   | 15  | —   | ns    |
| $t_{RWL}$ | Write Command to $\overline{RAS}$ Lead Time | 20  | —   | ns    |
| $t_{CWL}$ | Write Command to $\overline{CAS}$ Lead Time | 20  | —   | ns    |
| $t_{DS}$  | $D_{IN}$ Setup Time                         | 0   | —   | ns    |
| $t_{DH}$  | $D_{IN}$ Hold Time                          | 20  | —   | ns    |

## Read Cycle

| Symbol    | Parameter                                    | -70 |     | Units | Notes |
|-----------|--|-----|-----|-------|-------|
|           |  | Min | Max |       |       |
| $t_{RAC}$ | Access Time from $\overline{RAS}$            | —   | 70  | ns    | 1, 2  |
| $t_{CAC}$ | Access Time from $\overline{CAS}$            | —   | 20  | ns    | 1, 2  |
| $t_{AA}$  | Access Time from Address                     | —   | 35  | ns    | 1, 2  |
| $t_{RCS}$ | Read Command Setup Time                      | 0   | —   | ns    |       |
| $t_{RCH}$ | Read Command Hold Time to $\overline{CAS}$   | 0   | —   | ns    | 3     |
| $t_{RRH}$ | Read Command Hold Time to $\overline{RAS}$   | 0   | —   | ns    | 3     |
| $t_{RAL}$ | Column Address to $\overline{RAS}$ Lead Time | 35  | —   | ns    |       |
| $t_{CAL}$ | Column Address to $\overline{CAS}$ Lead Time | 35  | —   | ns    |       |
| $t_{CLZ}$ | $\overline{CAS}$ to Output in Low-Z          | 0   | —   | ns    |       |
| $t_{OH}$  | Output Data Hold Time                        | 0   | —   | ns    |       |
| $t_{CDD}$ | $\overline{CAS}$ to $D_{IN}$ Delay Time      | 15  | —   | ns    |       |
| $t_{OFF}$ | Output Buffer Turn-off Delay                 | 0   | 15  | ns    | 4     |

1. Measured with the specified current load and 100pF.
2. Access time is determined by the latter of  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{CPA}$ ,  $t_{AA}$ .
3. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
4.  $t_{OFF}$  (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.



## Fast Page Mode Cycle

| Symbol     | Parameter  | -70 |      | Units | Notes |
|------------|--|-----|------|-------|-------|
|            |  | Min | Max  |       |       |
| $t_{PC}$   | Fast Page Mode Cycle Time                                  | 45  | —    | ns    |       |
| $t_{RASP}$ | Fast Page Mode $\overline{RAS}$ Pulse Width                | 70  | 100K | ns    |       |
| $t_{CPRH}$ | $\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge | 40  | —    | ns    |       |
| $t_{CPA}$  | Access Time from $\overline{CAS}$ Precharge                | —   | 45   | ns    | 1, 2  |


1. Access time is determined by the latter of  $t_{RAC}$ ,  $t_{CAC}$ ,  $t_{CPA}$ ,  $t_{AA}$ .
2. Access time assumes a load of 100p11F.

## Refresh Cycle


| Symbol    | Parameter  | -70 |     | Units | Notes |
|-----------|--|-----|-----|-------|-------|
|           |  | Min | Max |       |       |
| $t_{CHR}$ | $\overline{CAS}$ Hold Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)  | 10  | —   | ns    |       |
| $t_{CSR}$ | $\overline{CAS}$ Setup Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle) | 5   | —   | ns    |       |
| $t_{WRP}$ | $\overline{WE}$ Setup Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)  | 5   | —   | ns    |       |
| $t_{WRH}$ | $\overline{WE}$ Hold Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle)   | 10  | —   | ns    |       |
| $t_{RPC}$ | $\overline{RAS}$ Precharge to $\overline{CAS}$ Hold Time                                 | 5   | —   | ns    |       |
| $t_{REF}$ | Refresh Period   | —   | 32  | ms    | 1     |

1. 2048 refreshes are required every 32ms. The DC variation in the  $V_{CC}$  supply may not exceed 300mV within a refresh interval (32ms).

## Read




### Write Cycle (Early Write)






### Fast Page Mode Write Cycle




## RAS Only Refresh Cycle



: "H" or "L"


Note:  $\overline{\text{WE}}$ ,  $\text{D}_{\text{IN}}$  are "H" or "L"

### CAS Before RAS Refresh Cycle



Note: Addresses are "H" or "L"

## Layout Drawing



**Note:** All dimensions are typical unless otherwise stated. Millimeters  
Inches





## Revision Log

| Rev   | Contents of Modification  |
|-------|---|
| 12/94 | Initial release.  |
| 3/96  | Added Rev D SIMMs, corrected layout drawing.<br>Updated $t_{RAD}$ (max), $t_{RAS}$ (max) and $t_T$ (max) for consistency. |



© International Business Machines Corp.1996

Printed in the United States of America  
All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. **NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.**

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at <http://www.chips.ibm.com>