



Integrated Device Technology, Inc.

256KB AND 512KB SECONDARY CACHE MODULES FOR THE INTEL PENTIUM™ CPU AND INTEL 82430 FAMILY CORE LOGIC PCISSETS

PRELIMINARY
IDT7MPV6202/03
IDT7MPV6206/07
IDT7MPV6273/74
IDT7MPV6275/76

FEATURES

- For Intel Pentium CPU-based systems using the Intel 82430 family core logic PCISets
- Modules are compliant to the Intel (Cache-on-a-Stick) COAST specification version 3.0
- Low-cost, low-profile card edge module with 160 leads
- Uses FCI connector from the CELP2X80SCXXXX family
- Operates with external Pentium CPU speeds up to 66MHz
- Separate 5V (±5%) and 3.3V (+10/-5%) power supplies
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- The 7MPV6273/74/75/76S66M use 10 ohm series resistors on the data lines
- Linear burst option

DESCRIPTION

The IDT7MPV6202/03/06/07/73/74/75/76 modules belong to a family of secondary caches intended for use with Intel Pentium CPU-based systems using the 82430 family core logic PCISets. Module family members are compliant to the Intel Cache-on-a-Stick (COAST) specification version 3.0.

IDT7MPV6202/03/06/07/73/74 use 32K x 32 pipelined burst RAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) board. In addition, the IDT7MPV6202/03/73/74 modules use a single 5V 8-bit wide SRAM for the tag, while the IDT7MPV6206/07/75/76 use two 5V 8-bit wide SRAMs to achieve an 11-bit tag width.


Four PD (presence detect) input pins allow the system to determine the particular cache configuration.

The low profile card edge package allows 160 signal leads to be placed on a package 4.35" long, a maximum of 0.350" thick and a maximum of 1.14" tall.

All inputs and outputs are TTL-compatible and operate from separate 5V (±5%) and 3.3V (+10/-5%) power supplies. Multiple GND pins and on-board decoupling capacitors ensure maximum protection from noise.

FUNCTIONAL BLOCK DIAGRAM

IDT7MPV6202 – 256KB PIPELINED BURST VERSION




The IDT logo is a registered trademark of Integrated Device Technology, Inc. Pentium is a trademark of the Intel Corporation.

3150 drw 01

COMMERCIAL TEMPERATURE RANGE

JUNE 1996


**IDT7MPV6206 – 256KB PIPELINED
 BURST VERSION⁽¹⁾**



NOTE:
 (1) TIO₁₀ is tied to an 8.2k pull down resistor and TIO₈₋₉ are tied to 8.2K pull up resistors.

3150 drw 03


**IDT7MPV6273/75 – 256KB PIPELINED
 BURST VERSION^(1,2)**



NOTES:
 (1) Series resistor value of 7MPV6273/74 is 10 ohms.
 (2) 7MPV6275 has an 11-bit Tag field like the 7MPV6206.

3150 drw 05


**IDT7MPV6207 – 512KB PIPELINED
 BURST VERSION⁽¹⁾**



NOTE:
 (1) TIO₁₀ is tied to an 8.2k pull down resistor and TIO₈₋₉ are tied to 8.2K pull up resistors.

3150 drw 04


**IDT7MPV6274/76 – 512KB PIPELINED
 BURST VERSION^(1,2)**



NOTES:
 (1) LBO# is tied to a 4.7K pull up resistor.
 (2) 7MPV6276 has an 11-bit tag field like the 7MPV6207.

3150 drw 06

IDT7MPV6203 – 512KB PIPELINED BURST VERSION



3150 drw 02

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc3	Supply Voltage	3.146	3.3	3.6	V
Vcc5	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
Vih	Input High Voltage	2.2	—	Vcc + 0.3	V
Vil	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE: 3150 tbl 01
 1. VIL = -1.0V for pulse width less than 5ns, once per cycle.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Power Plane	Ambient Temperature	GND	Vcc
Vcc3	0°C to +70°C	0V	3.3V +10/-5%
Vcc5	0°C to +70°C	0V	5.0V ± 5%

3150 tbl 02

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc + 0.5	V
VTERM for Vcc3	Terminal Voltage with Respect to GND (Vcc terminals only)	-0.5 to +4.6	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-10 to +85	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

NOTE: 3150 tbl 03
 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN CONFIGURATION⁽¹⁾

GND	81	1	GND
TIO ₁	82	2	TIO ₀
TIO ₇	83	3	TIO ₂
TIO ₅	84	4	TIO ₆
TIO ₃	85	5	TIO ₄
⁽¹⁾ TIO ₉	86	6	TIO ₈ ⁽¹⁾
VCC5	87	7	VCC3
⁽¹⁾ TIO ₁₀	88	8	TWE#
CADV#	89	9	CADSc#
GND	90	10	GND
COE#	91	11	WE#4
WE#5	92	12	WE#6
WE#7	93	13	WE#0
WE#1	94	14	WE#2
VCC5	95	15	VCC3
WE#3	96	16	CS#
⁽⁴⁾ NC	97	17	GW#
NC	98	18	BWE#
GND	99	19	GND
⁽⁴⁾ NC	100	20	A ₃
A ₄	101	21	A ₇
A ₆	102	22	A ₅
A ₈	103	23	A ₁₁
A ₁₀	104	24	A ₁₆
VCC5	105	25	VCC3
A ₁₇	106	26	A ₁₈ ⁽²⁾
GND	107	27	GND
A ₉	108	28	A ₁₂
A ₁₄	109	29	A ₁₃
A ₁₅	110	30	CADSP#
⁽⁴⁾ NC	111	31	ECS#1 ⁽³⁾
PD ₀	112	32	ECS#2 ⁽³⁾
PD ₂	113	33	PD ₁
LBO#	114	34	PD ₃
GND	115	35	GND
CLK ₀	116	36	CLK ₁ ⁽²⁾
GND	117	37	GND
D ₆₃	118	38	D ₆₂
VCC5	119	39	VCC3
D ₆₁	120	40	D ₆₀
D ₅₉	121	41	D ₅₈
D ₅₇	122	42	D ₅₆
GND	123	43	GND
D ₅₅	124	44	D ₅₄
D ₅₃	125	45	D ₅₂
D ₅₁	126	46	D ₅₀
D ₄₉	127	47	D ₄₈
GND	128	48	GND
D ₄₇	129	49	D ₄₆
D ₄₅	130	50	D ₄₄
D ₄₃	131	51	D ₄₂
VCC5	132	52	VCC3
D ₄₁	133	53	D ₄₀
D ₃₉	134	54	D ₃₈
D ₃₇	135	55	D ₃₆
GND	136	56	GND
D ₃₅	137	57	D ₃₄
D ₃₃	138	58	D ₃₂
D ₃₁	139	59	D ₃₀
VCC5	140	60	VCC3
D ₂₉	141	61	D ₂₈
D ₂₇	142	62	D ₂₆
D ₂₅	143	63	D ₂₄
GND	144	64	GND
D ₂₃	145	65	D ₂₂
D ₂₁	146	66	D ₂₀
D ₁₉	147	67	D ₁₈
VCC5	148	68	VCC3
D ₁₇	149	69	D ₁₆
D ₁₅	150	70	D ₁₄
D ₁₃	151	71	D ₁₂
GND	152	72	GND
D ₁₁	153	73	D ₁₀
D ₉	154	74	D ₈
D ₇	155	75	D ₆
VCC5	156	76	VCC3
D ₅	167	77	D ₄
D ₃	158	78	D ₂
D ₁	159	79	D ₀
GND	160	80	GND

PIN NAMES

A ₃ – A ₁₈	Address Inputs
D ₀ – D ₆₃	Cache Data Inputs/Outputs
TIO ₀ – TIO ₇	Tag Inputs/Outputs
OE#	Cache Data Output Enable Input
TWE#	Tag Write Enable Input
WE# ₀ – WE# ₇	Cache Data Write Enable Inputs
CS#	Cache Data Chip Enable Input
CADSc#	Cache Address Status Input
CADSP#	Processor Address Status Input
CADV#	Burst Address Advance
GW#	Global Write Input
BWE#	Byte Write Enable Input
LBO#	Linear Burst Order
ECS# ₁	Expansion Chip Select Input
ECS# ₂	Expansion Chip Select Output
CLK ₀ – CLK ₁	Clock Inputs
PD ₀ – PD ₃	Presence Detect Pins
NC	No Connect
GND	Ground
VCC5	5 Volt Power Supply
VCC3	3.3 Volt Power Supply

3150 tbl 04

PRESENCE DETECT TABLE

PD ₃	PD ₂	PD ₁	PD ₀	Module
NC	NC	NC	NC	No cache present
NC	GND	NC	NC	IDT7MPV6202/06/73/75
GND	NC	GND	GND	IDT7MPV6203/07/74/76

3150 tbl 05

LOW PROFILE CARD EDGE MODULE TOP VIEW

NOTES:

3150 drw 07

1. These pins are no connects for the IDT7MPV6202/03/73/74.
2. These pins are no connects for the IDT7MPV6202/06/73/75.
3. These pins are connected only for the 256KB module versions. If this module is not used as a 256KB upgrade to an existing 256KB already present in the system, then these pins should be tied to GND.
4. These pins are reserved for Fusion™ memory versions of the COAST module specification.

SRAM ACCESS TIMES

Module Speed	Burst ⁽¹⁾	Tag
66MHz	7.0ns	15ns

NOTE: 3150 tbl 06

1. Burst SRAMs are measured by Clock to Data Out (t_{cd}).

CAPACITANCE^(1,2)

(T_A = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	7MPV6202/06/73/75	7MPV6203/07/74/76	Unit
C _{IN1}	Input Capacitance (Address)	V _{IN} = 0V	20	30	pF
C _{IN2}	Input Capacitance (OE#)	V _{IN} = 0V	15	25	pF
C _{IN3}	Input Capacitance (WE#, TWE#)	V _{IN} = 0V	8	8	pF
C _{I/O}	I/O Capacitance	V _{OUT} = 0V	10	20	pF

NOTES:

3150 tbl 07

1. These parameters are guaranteed by design but not tested.
2. These parameters are maximum values.

DC ELECTRICAL CHARACTERISTICS

(V_{CC5} = 5.0V ± 5%, V_{CC3} = 3.3V +10/-5%, T_A = 0°C to 70°C)


Symbol	Parameter	Test Condition	Min.	'02/06/73/75	'03/07/74/76	Unit
				Max.	Max.	
I _{LI}	Input Leakage Current (Address)	V _{CC} = Max, V _{IN} = GND to V _{CC}	—	30	50	μA
I _{LI}	Input Leakage Current (Data and Control)	V _{CC} = Max, V _{IN} = GND to V _{CC}	—	10	20	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0V to V _{CC} , V _{CC} = Max.	—	10	20	μA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{CC} = Min.	—	0.4	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.	2.4	—	—	V
I _{CC3}	Operating 3.3V Power Supply Current	V _{CC3} = Max., $\overline{CE} \leq V_{IL}$, f = f _{MAX} , Outputs Open	—	500	620	mA
I _{CC5}	Operating 5V Power Supply Current	V _{CC5} = Max., $\overline{CE} \leq V_{IL}$, f = f _{MAX} , Outputs Open	—	180	180	mA
I _{SB3}	Standby 3.3V Power Supply Current	V _{CC3} = Max., $\overline{CE} \geq V_{IH}$, f = f _{MAX} , Outputs Open	—	60	120	mA
I _{SB31}	Full Standby 3.3V Power Supply Current	V _{CC3} = Max., $\overline{CE} \geq V_{CC} - 0.2V$, f = 0, V _{IN} ≤ 0.2V or V _{IN} ≥ V _{CC} - 0.2V, Outputs Open	—	30	60	mA

3150 tbl 08

AC TEST CONDITIONS – 5V POWER SUPPLY

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2


3150 tbl 09



*including scope and jig capacitances

Figure 1. Output Load

3150 drw 08



*including scope and jig capacitances


**Figure 2. Output Load
 (for toHZ, tCHZ, toLZ and tCLZ)**

3150 drw 09

AC TEST CONDITIONS – 3.3V POWER SUPPLY

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 3 and 4


3150 tbl 10



*including scope and jig capacitances

Figure 3. Output Load

3150 drw 10




*including scope and jig capacitances

**Figure 4. Output Load
 (for toHZ, tCHZ, toLZ and tCLZ)**


3150 drw 11

PACKAGE DIMENSIONS - IDT7MPV6202




3150 drw 12

IDT7MPV6203/06/07/73/74/75/76



3150 drw 13

ORDERING INFORMATION



3150 drw 14