



IBM Dealer Confidential Service Hints & Tips

Document Number YAST-3N2LFH

Doc Size 8.705 bytes

IBM PS/2/Servers - 118 errors during POST on 8590 and 8595 systems

Service Information:

118 POST (Power-On System Test) Errors:

The following information is provided to explain the memory error logging process of the PS/2 8590 and 8595 systems :

During normal system operation, if a memory parity error occurs, the PS/2 8590 and 8595 system BIOS NMI (Non-Maskable Interrupt) handler captures and stores the location (A1. B1, etc) of the memory SIM which was being addressed when the failure occurred. This information is transferred from the hardware registers and logged into NVRM (Non-Volatile Random Access Memory). The system halts and a Re-IPL is required Upon rebooting, the presence of a parity check entry in NVRAM is detected by POST, A 118 error is displayed and the reference partition is accessed.

From here, three things can be done:


- a. Regular Diagnostics can be run. Choose "Test the computer" from the main menu.
- **b.** Advanced Diagnostics can be run. Type Ctrl-A and choose "System checkout" from the menu.
- c. The operating system can be loaded. Choose "Start Operating System" from the main menu.

When the memory diagnostic is run, it moves the entry from the NVRAM error log to a private error log (maintained by the diagnostic), allowing POST once again to run without the 118 POST error. The following message is then displayed: "The memory Module in Location XX has previously been found defective. Has it been replaced?" (This message is not displayed on a red screen due to diagnostic limitation).

This points to the memory module location which was being addressed when the parity error occurred (the location of the failing memory SIM). The question is asked in order to determine when to erase the failing module location data. If a "Yes" response is not entered, the question will be displayed every time the memory diagnostic is run, until a "Yes" response is given,

A random memory parity error (caused by a noise spike, etc., as an isolated occurrence), does not necessarily mean that a memory SIM is defective, Highly intermittent memory errors (a failure once a week, etc) will probably log the same failing SIM location consistently. A second error logged against a SIM location will cause that SIM to be de-allocated (by-passed) and the system will remain operational, if there is enough memory remaining to support the software involved. The exact amount of memory disabled depends upon several factors beyond the scope of this tip.Replacement of a SIM which is consistently identified as failing is recommended. This process enables the servicer to know which memory SIM is suspect, rather than replacing all of the memory on the system. The following chart provides additional information, which is useful in choosing correct action to take in resolving memory parity and 118 POST error events.

A memory parity



Document Information:

Search Keywords

Hint Category Error Messages, Power

Date Created 19.03.91

 Date Created
 19.03.91

 Last Updated
 20.05.98

 Revision Date
 19.05.99

Brand IBM PC, IBM PC Server

Product Family Server 95, PS/2 Machine Type 8595, 8590

Model

TypeModel

Retain Tip (if H083955

applicable)

Reverse Doclinks and Admin Purposes